1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
|
; RUN: llc -march=hexagon -mcpu=hexagonv5 < %s | FileCheck %s
; Make sure that the assembler mapped compare instructions are correctly generated.
@c = common global i32 0, align 4
define i32 @test1(i32 %a, i32 %b) nounwind {
; CHECK-NOT: cmp.ge
; CHECK: cmp.gt
entry:
%cmp = icmp slt i32 %a, 100
br i1 %cmp, label %if.then, label %entry.if.end_crit_edge
entry.if.end_crit_edge:
%.pre = load i32* @c, align 4
br label %if.end
if.then:
%sub = add nsw i32 %a, -10
store i32 %sub, i32* @c, align 4
br label %if.end
if.end:
%0 = phi i32 [ %.pre, %entry.if.end_crit_edge ], [ %sub, %if.then ]
ret i32 %0
}
define i32 @test2(i32 %a, i32 %b) nounwind {
; CHECK-NOT: cmp.lt
; CHECK: cmp.gt
entry:
%cmp = icmp sge i32 %a, %b
br i1 %cmp, label %entry.if.end_crit_edge, label %if.then
entry.if.end_crit_edge:
%.pre = load i32* @c, align 4
br label %if.end
if.then:
%sub = add nsw i32 %a, -10
store i32 %sub, i32* @c, align 4
br label %if.end
if.end:
%0 = phi i32 [ %.pre, %entry.if.end_crit_edge ], [ %sub, %if.then ]
ret i32 %0
}
define i32 @test4(i32 %a, i32 %b) nounwind {
; CHECK-NOT: cmp.ltu
; CHECK: cmp.gtu
entry:
%cmp = icmp uge i32 %a, %b
br i1 %cmp, label %entry.if.end_crit_edge, label %if.then
entry.if.end_crit_edge:
%.pre = load i32* @c, align 4
br label %if.end
if.then:
%sub = add i32 %a, -10
store i32 %sub, i32* @c, align 4
br label %if.end
if.end:
%0 = phi i32 [ %.pre, %entry.if.end_crit_edge ], [ %sub, %if.then ]
ret i32 %0
}
define i32 @test5(i32 %a, i32 %b) nounwind {
; CHECK: cmp.gtu
entry:
%cmp = icmp uge i32 %a, 29999
br i1 %cmp, label %if.then, label %entry.if.end_crit_edge
entry.if.end_crit_edge:
%.pre = load i32* @c, align 4
br label %if.end
if.then:
%sub = add i32 %a, -10
store i32 %sub, i32* @c, align 4
br label %if.end
if.end:
%0 = phi i32 [ %.pre, %entry.if.end_crit_edge ], [ %sub, %if.then ]
ret i32 %0
}
|
