aboutsummaryrefslogtreecommitdiffstats
path: root/test/CodeGen/Mips/Fast-ISel/simplestorei.ll
blob: 83ccae0b1de567c76db779f8ef6f69da3875ce1a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
; RUN: llc -march=mipsel -relocation-model=pic -O0 -mips-fast-isel -fast-isel-abort=1 -mcpu=mips32r2 \
; RUN:     < %s | FileCheck %s
; RUN: llc -march=mipsel -relocation-model=pic -O0 -mips-fast-isel -fast-isel-abort=1 -mcpu=mips32 \
; RUN:     < %s | FileCheck %s

@ijk = external global i32

; Function Attrs: nounwind
define void @si2_1() #0 {
entry:
  store i32 32767, i32* @ijk, align 4
; CHECK:        .ent    si2_1
; CHECK:        addiu   $[[REG1:[0-9]+]], $zero, 32767
; CHECK:        lw      $[[REG2:[0-9]+]], %got(ijk)(${{[0-9]+}})
; CHECK:        sw      $[[REG1]], 0($[[REG2]])

  ret void
}

; Function Attrs: nounwind
define void @si2_2() #0 {
entry:
  store i32 -32768, i32* @ijk, align 4
; CHECK:        .ent    si2_2
; CHECK:        addiu   $[[REG1:[0-9]+]], $zero, -32768
; CHECK:        lw      $[[REG2:[0-9]+]], %got(ijk)(${{[0-9]+}})
; CHECK:        sw      $[[REG1]], 0($[[REG2]])
  ret void
}

; Function Attrs: nounwind
define void @ui2_1() #0 {
entry:
  store i32 65535, i32* @ijk, align 4
; CHECK:        .ent    ui2_1
; CHECK:        ori     $[[REG1:[0-9]+]], $zero, 65535
; CHECK:        lw      $[[REG2:[0-9]+]], %got(ijk)(${{[0-9]+}})
; CHECK:        sw      $[[REG1]], 0($[[REG2]])
  ret void
}

; Function Attrs: nounwind
define void @ui4_1() #0 {
entry:
  store i32 983040, i32* @ijk, align 4
; CHECK:        .ent    ui4_1
; CHECK:        lui     $[[REG1:[0-9]+]], 15
; CHECK:        lw      $[[REG2:[0-9]+]], %got(ijk)(${{[0-9]+}})
; CHECK:        sw      $[[REG1]], 0($[[REG2]])
  ret void
}

; Function Attrs: nounwind
define void @ui4_2() #0 {
entry:
  store i32 719566, i32* @ijk, align 4
; CHECK:        .ent    ui4_2
; CHECK:        lui	$[[REG1:[0-9]+]], 10
; CHECK: 	ori	$[[REG1]], $[[REG1]], 64206
; CHECK: 	lw	$[[REG2:[0-9]+]], %got(ijk)(${{[0-9]+}})
; CHECK: 	sw	$[[REG1]], 0($[[REG2]])
  ret void
}

attributes #0 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="true" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "stack-protector-buffer-size"="8" "unsafe-fp-math"="false" "use-soft-float"="false" }