1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
|
; RUN: llc -O0 -mcpu=pwr7 -code-model=medium -filetype=obj %s -o - | \
; RUN: elf-dump --dump-section-data | FileCheck -check-prefix=MEDIUM %s
; RUN: llc -O0 -mcpu=pwr7 -code-model=large -filetype=obj %s -o - | \
; RUN: elf-dump --dump-section-data | FileCheck -check-prefix=LARGE %s
; FIXME: When asm-parse is available, could make this an assembly test.
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
target triple = "powerpc64-unknown-linux-gnu"
@ei = external global i32
define signext i32 @test_external() nounwind {
entry:
%0 = load i32* @ei, align 4
%inc = add nsw i32 %0, 1
store i32 %inc, i32* @ei, align 4
ret i32 %0
}
; Verify generation of R_PPC64_TOC16_HA and R_PPC64_TOC16_LO_DS for
; accessing external variable ei.
;
; MEDIUM: '.rela.text'
; MEDIUM: Relocation 0
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM1:[0-9]+]]
; MEDIUM-NEXT: 'r_type', 0x00000032
; MEDIUM: Relocation 1
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM1]]
; MEDIUM-NEXT: 'r_type', 0x00000040
;
; LARGE: '.rela.text'
; LARGE: Relocation 0
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM1:[0-9]+]]
; LARGE-NEXT: 'r_type', 0x00000032
; LARGE: Relocation 1
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM1]]
; LARGE-NEXT: 'r_type', 0x00000040
@test_fn_static.si = internal global i32 0, align 4
define signext i32 @test_fn_static() nounwind {
entry:
%0 = load i32* @test_fn_static.si, align 4
%inc = add nsw i32 %0, 1
store i32 %inc, i32* @test_fn_static.si, align 4
ret i32 %0
}
; Verify generation of R_PPC64_TOC16_HA and R_PPC64_TOC16_LO for
; accessing function-scoped variable si.
;
; MEDIUM: Relocation 2
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM2:[0-9]+]]
; MEDIUM-NEXT: 'r_type', 0x00000032
; MEDIUM: Relocation 3
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM2]]
; MEDIUM-NEXT: 'r_type', 0x00000030
;
; Verify generation of R_PPC64_TOC16_HA and R_PPC64_TOC16_LO_DS for
; accessing function-scoped variable si.
;
; LARGE: Relocation 2
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM2:[0-9]+]]
; LARGE-NEXT: 'r_type', 0x00000032
; LARGE: Relocation 3
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM2]]
; LARGE-NEXT: 'r_type', 0x00000040
@gi = global i32 5, align 4
define signext i32 @test_file_static() nounwind {
entry:
%0 = load i32* @gi, align 4
%inc = add nsw i32 %0, 1
store i32 %inc, i32* @gi, align 4
ret i32 %0
}
; Verify generation of R_PPC64_TOC16_HA and R_PPC64_TOC16_LO for
; accessing file-scope variable gi.
;
; MEDIUM: Relocation 4
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM3:[0-9]+]]
; MEDIUM-NEXT: 'r_type', 0x00000032
; MEDIUM: Relocation 5
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM3]]
; MEDIUM-NEXT: 'r_type', 0x00000030
;
; Verify generation of R_PPC64_TOC16_HA and R_PPC64_TOC16_LO_DS for
; accessing file-scope variable gi.
;
; LARGE: Relocation 4
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM3:[0-9]+]]
; LARGE-NEXT: 'r_type', 0x00000032
; LARGE: Relocation 5
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM3]]
; LARGE-NEXT: 'r_type', 0x00000040
define double @test_double_const() nounwind {
entry:
ret double 0x3F4FD4920B498CF0
}
; Verify generation of R_PPC64_TOC16_HA and R_PPC64_TOC16_LO for
; accessing a constant.
;
; MEDIUM: Relocation 6
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM4:[0-9]+]]
; MEDIUM-NEXT: 'r_type', 0x00000032
; MEDIUM: Relocation 7
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM4]]
; MEDIUM-NEXT: 'r_type', 0x00000030
;
; Verify generation of R_PPC64_TOC16_HA and R_PPC64_TOC16_LO_DS for
; accessing a constant.
;
; LARGE: Relocation 6
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM4:[0-9]+]]
; LARGE-NEXT: 'r_type', 0x00000032
; LARGE: Relocation 7
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM4]]
; LARGE-NEXT: 'r_type', 0x00000040
define signext i32 @test_jump_table(i32 signext %i) nounwind {
entry:
%i.addr = alloca i32, align 4
store i32 %i, i32* %i.addr, align 4
%0 = load i32* %i.addr, align 4
switch i32 %0, label %sw.default [
i32 3, label %sw.bb
i32 4, label %sw.bb1
i32 5, label %sw.bb2
i32 6, label %sw.bb3
]
sw.default: ; preds = %entry
br label %sw.epilog
sw.bb: ; preds = %entry
%1 = load i32* %i.addr, align 4
%mul = mul nsw i32 %1, 7
store i32 %mul, i32* %i.addr, align 4
br label %sw.bb1
sw.bb1: ; preds = %entry, %sw.bb
%2 = load i32* %i.addr, align 4
%dec = add nsw i32 %2, -1
store i32 %dec, i32* %i.addr, align 4
br label %sw.bb2
sw.bb2: ; preds = %entry, %sw.bb1
%3 = load i32* %i.addr, align 4
%add = add nsw i32 %3, 3
store i32 %add, i32* %i.addr, align 4
br label %sw.bb3
sw.bb3: ; preds = %entry, %sw.bb2
%4 = load i32* %i.addr, align 4
%shl = shl i32 %4, 1
store i32 %shl, i32* %i.addr, align 4
br label %sw.epilog
sw.epilog: ; preds = %sw.bb3, %sw.default
%5 = load i32* %i.addr, align 4
ret i32 %5
}
; Verify generation of R_PPC64_TOC16_HA and R_PPC64_TOC16_LO_DS for
; accessing a jump table address.
;
; MEDIUM: Relocation 8
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM5:[0-9]+]]
; MEDIUM-NEXT: 'r_type', 0x00000032
; MEDIUM: Relocation 9
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM5]]
; MEDIUM-NEXT: 'r_type', 0x00000040
;
; LARGE: Relocation 8
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM5:[0-9]+]]
; LARGE-NEXT: 'r_type', 0x00000032
; LARGE: Relocation 9
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM5]]
; LARGE-NEXT: 'r_type', 0x00000040
@ti = common global i32 0, align 4
define signext i32 @test_tentative() nounwind {
entry:
%0 = load i32* @ti, align 4
%inc = add nsw i32 %0, 1
store i32 %inc, i32* @ti, align 4
ret i32 %0
}
; Verify generation of R_PPC64_TOC16_HA and R_PPC64_TOC16_LO_DS for
; accessing tentatively declared variable ti.
;
; MEDIUM: Relocation 10
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM6:[0-9]+]]
; MEDIUM-NEXT: 'r_type', 0x00000032
; MEDIUM: Relocation 11
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM6]]
; MEDIUM-NEXT: 'r_type', 0x00000040
;
; LARGE: Relocation 10
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM6:[0-9]+]]
; LARGE-NEXT: 'r_type', 0x00000032
; LARGE: Relocation 11
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM6]]
; LARGE-NEXT: 'r_type', 0x00000040
define i8* @test_fnaddr() nounwind {
entry:
%func = alloca i32 (i32)*, align 8
store i32 (i32)* @foo, i32 (i32)** %func, align 8
%0 = load i32 (i32)** %func, align 8
%1 = bitcast i32 (i32)* %0 to i8*
ret i8* %1
}
declare signext i32 @foo(i32 signext)
; Verify generation of R_PPC64_TOC16_HA and R_PPC64_TOC16_LO_DS for
; accessing function address foo.
;
; MEDIUM: Relocation 12
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM7:[0-9]+]]
; MEDIUM-NEXT: 'r_type', 0x00000032
; MEDIUM: Relocation 13
; MEDIUM-NEXT: 'r_offset'
; MEDIUM-NEXT: 'r_sym', 0x[[SYM7]]
; MEDIUM-NEXT: 'r_type', 0x00000040
;
; LARGE: Relocation 12
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM7:[0-9]+]]
; LARGE-NEXT: 'r_type', 0x00000032
; LARGE: Relocation 13
; LARGE-NEXT: 'r_offset'
; LARGE-NEXT: 'r_sym', 0x[[SYM7]]
; LARGE-NEXT: 'r_type', 0x00000040
|
