blob: 9f29e31cb9024deec16b18b248bb8763df6ea6dc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
|
; RUN: llc < %s -mcpu=pwr7 | FileCheck %s
target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
target triple = "powerpc64-unknown-linux-gnu"
define fastcc void @copy_to_conceal() #0 {
entry:
br i1 undef, label %if.then, label %if.end210
if.then: ; preds = %entry
br label %vector.body.i
vector.body.i: ; preds = %vector.body.i, %if.then
%index.i = phi i64 [ 0, %vector.body.i ], [ 0, %if.then ]
store <8 x i16> zeroinitializer, <8 x i16>* undef, align 2
br label %vector.body.i
if.end210: ; preds = %entry
ret void
; This will generate two align-1 i64 stores. Make sure that they are
; indexed stores and not in r+i form (which require the offset to be
; a multiple of 4).
; CHECK: @copy_to_conceal
; CHECK: stdx {{[0-9]+}}, 0,
}
attributes #0 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" }
|
