test/CodeGen/R600/store-v3i32.ll


1
2
3
4
5
6
7
8
9
10
11
12

; XFAIL: *
; RUN: llc -verify-machineinstrs -march=r600 -mcpu=SI < %s | FileCheck -check-prefix=SI %s

; 3 vectors have the same size and alignment as 4 vectors, so this
; should be done in a single store.

; SI-LABEL: @store_v3i32:
; SI: BUFFER_STORE_DWORDX4
define void @store_v3i32(<3 x i32> addrspace(1)* %out, <3 x i32> %a) nounwind {
  store <3 x i32> %a, <3 x i32> addrspace(1)* %out, align 16
  ret void
}