1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
|
; Test sign extensions from a halfword to an i32.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
; Test register extension, starting with an i32.
define i32 @f1(i32 %a) {
; CHECK: f1:
; CHECK: lhr %r2, %r2
; CHECK: br %r14
%half = trunc i32 %a to i16
%ext = sext i16 %half to i32
ret i32 %ext
}
; ...and again with an i64.
define i32 @f2(i64 %a) {
; CHECK: f2:
; CHECK: lhr %r2, %r2
; CHECK: br %r14
%half = trunc i64 %a to i16
%ext = sext i16 %half to i32
ret i32 %ext
}
; Check the low end of the LH range.
define i32 @f3(i16 *%src) {
; CHECK: f3:
; CHECK: lh %r2, 0(%r2)
; CHECK: br %r14
%half = load i16 *%src
%ext = sext i16 %half to i32
ret i32 %ext
}
; Check the high end of the LH range.
define i32 @f4(i16 *%src) {
; CHECK: f4:
; CHECK: lh %r2, 4094(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 2047
%half = load i16 *%ptr
%ext = sext i16 %half to i32
ret i32 %ext
}
; Check the next halfword up, which needs LHY rather than LH.
define i32 @f5(i16 *%src) {
; CHECK: f5:
; CHECK: lhy %r2, 4096(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 2048
%half = load i16 *%ptr
%ext = sext i16 %half to i32
ret i32 %ext
}
; Check the high end of the LHY range.
define i32 @f6(i16 *%src) {
; CHECK: f6:
; CHECK: lhy %r2, 524286(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 262143
%half = load i16 *%ptr
%ext = sext i16 %half to i32
ret i32 %ext
}
; Check the next halfword up, which needs separate address logic.
; Other sequences besides this one would be OK.
define i32 @f7(i16 *%src) {
; CHECK: f7:
; CHECK: agfi %r2, 524288
; CHECK: lh %r2, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 262144
%half = load i16 *%ptr
%ext = sext i16 %half to i32
ret i32 %ext
}
; Check the high end of the negative LHY range.
define i32 @f8(i16 *%src) {
; CHECK: f8:
; CHECK: lhy %r2, -2(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 -1
%half = load i16 *%ptr
%ext = sext i16 %half to i32
ret i32 %ext
}
; Check the low end of the LHY range.
define i32 @f9(i16 *%src) {
; CHECK: f9:
; CHECK: lhy %r2, -524288(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 -262144
%half = load i16 *%ptr
%ext = sext i16 %half to i32
ret i32 %ext
}
; Check the next halfword down, which needs separate address logic.
; Other sequences besides this one would be OK.
define i32 @f10(i16 *%src) {
; CHECK: f10:
; CHECK: agfi %r2, -524290
; CHECK: lh %r2, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr i16 *%src, i64 -262145
%half = load i16 *%ptr
%ext = sext i16 %half to i32
ret i32 %ext
}
; Check that LH allows an index
define i32 @f11(i64 %src, i64 %index) {
; CHECK: f11:
; CHECK: lh %r2, 4094(%r3,%r2)
; CHECK: br %r14
%add1 = add i64 %src, %index
%add2 = add i64 %add1, 4094
%ptr = inttoptr i64 %add2 to i16 *
%half = load i16 *%ptr
%ext = sext i16 %half to i32
ret i32 %ext
}
; Check that LH allows an index
define i32 @f12(i64 %src, i64 %index) {
; CHECK: f12:
; CHECK: lhy %r2, 4096(%r3,%r2)
; CHECK: br %r14
%add1 = add i64 %src, %index
%add2 = add i64 %add1, 4096
%ptr = inttoptr i64 %add2 to i16 *
%half = load i16 *%ptr
%ext = sext i16 %half to i32
ret i32 %ext
}
|
