1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
|
; Test zero extensions from an i32 to an i64.
;
; RUN: llc < %s -mtriple=s390x-linux-gnu | FileCheck %s
; Test register extension, starting with an i32.
define i64 @f1(i32 %a) {
; CHECK-LABEL: f1:
; CHECK: llgfr %r2, %r2
; CHECK: br %r14
%ext = zext i32 %a to i64
ret i64 %ext
}
; ...and again with an i64.
define i64 @f2(i64 %a) {
; CHECK-LABEL: f2:
; CHECK: llgfr %r2, %r2
; CHECK: br %r14
%word = trunc i64 %a to i32
%ext = zext i32 %word to i64
ret i64 %ext
}
; Check ANDs that are equivalent to zero extension.
define i64 @f3(i64 %a) {
; CHECK-LABEL: f3:
; CHECK: llgfr %r2, %r2
; CHECK: br %r14
%ext = and i64 %a, 4294967295
ret i64 %ext
}
; Check LLGF with no displacement.
define i64 @f4(i32 *%src) {
; CHECK-LABEL: f4:
; CHECK: llgf %r2, 0(%r2)
; CHECK: br %r14
%word = load i32 *%src
%ext = zext i32 %word to i64
ret i64 %ext
}
; Check the high end of the LLGF range.
define i64 @f5(i32 *%src) {
; CHECK-LABEL: f5:
; CHECK: llgf %r2, 524284(%r2)
; CHECK: br %r14
%ptr = getelementptr i32 *%src, i64 131071
%word = load i32 *%ptr
%ext = zext i32 %word to i64
ret i64 %ext
}
; Check the next word up, which needs separate address logic.
; Other sequences besides this one would be OK.
define i64 @f6(i32 *%src) {
; CHECK-LABEL: f6:
; CHECK: agfi %r2, 524288
; CHECK: llgf %r2, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr i32 *%src, i64 131072
%word = load i32 *%ptr
%ext = zext i32 %word to i64
ret i64 %ext
}
; Check the high end of the negative LLGF range.
define i64 @f7(i32 *%src) {
; CHECK-LABEL: f7:
; CHECK: llgf %r2, -4(%r2)
; CHECK: br %r14
%ptr = getelementptr i32 *%src, i64 -1
%word = load i32 *%ptr
%ext = zext i32 %word to i64
ret i64 %ext
}
; Check the low end of the LLGF range.
define i64 @f8(i32 *%src) {
; CHECK-LABEL: f8:
; CHECK: llgf %r2, -524288(%r2)
; CHECK: br %r14
%ptr = getelementptr i32 *%src, i64 -131072
%word = load i32 *%ptr
%ext = zext i32 %word to i64
ret i64 %ext
}
; Check the next word down, which needs separate address logic.
; Other sequences besides this one would be OK.
define i64 @f9(i32 *%src) {
; CHECK-LABEL: f9:
; CHECK: agfi %r2, -524292
; CHECK: llgf %r2, 0(%r2)
; CHECK: br %r14
%ptr = getelementptr i32 *%src, i64 -131073
%word = load i32 *%ptr
%ext = zext i32 %word to i64
ret i64 %ext
}
; Check that LLGF allows an index.
define i64 @f10(i64 %src, i64 %index) {
; CHECK-LABEL: f10:
; CHECK: llgf %r2, 524287(%r3,%r2)
; CHECK: br %r14
%add1 = add i64 %src, %index
%add2 = add i64 %add1, 524287
%ptr = inttoptr i64 %add2 to i32 *
%word = load i32 *%ptr
%ext = zext i32 %word to i64
ret i64 %ext
}
; Test a case where we spill the source of at least one LLGFR. We want
; to use LLGF if possible.
define void @f11(i64 *%ptr1, i32 *%ptr2) {
; CHECK-LABEL: f11:
; CHECK: llgf {{%r[0-9]+}}, 16{{[04]}}(%r15)
; CHECK: br %r14
%val0 = load volatile i32 *%ptr2
%val1 = load volatile i32 *%ptr2
%val2 = load volatile i32 *%ptr2
%val3 = load volatile i32 *%ptr2
%val4 = load volatile i32 *%ptr2
%val5 = load volatile i32 *%ptr2
%val6 = load volatile i32 *%ptr2
%val7 = load volatile i32 *%ptr2
%val8 = load volatile i32 *%ptr2
%val9 = load volatile i32 *%ptr2
%val10 = load volatile i32 *%ptr2
%val11 = load volatile i32 *%ptr2
%val12 = load volatile i32 *%ptr2
%val13 = load volatile i32 *%ptr2
%val14 = load volatile i32 *%ptr2
%val15 = load volatile i32 *%ptr2
%ext0 = zext i32 %val0 to i64
%ext1 = zext i32 %val1 to i64
%ext2 = zext i32 %val2 to i64
%ext3 = zext i32 %val3 to i64
%ext4 = zext i32 %val4 to i64
%ext5 = zext i32 %val5 to i64
%ext6 = zext i32 %val6 to i64
%ext7 = zext i32 %val7 to i64
%ext8 = zext i32 %val8 to i64
%ext9 = zext i32 %val9 to i64
%ext10 = zext i32 %val10 to i64
%ext11 = zext i32 %val11 to i64
%ext12 = zext i32 %val12 to i64
%ext13 = zext i32 %val13 to i64
%ext14 = zext i32 %val14 to i64
%ext15 = zext i32 %val15 to i64
store volatile i32 %val0, i32 *%ptr2
store volatile i32 %val1, i32 *%ptr2
store volatile i32 %val2, i32 *%ptr2
store volatile i32 %val3, i32 *%ptr2
store volatile i32 %val4, i32 *%ptr2
store volatile i32 %val5, i32 *%ptr2
store volatile i32 %val6, i32 *%ptr2
store volatile i32 %val7, i32 *%ptr2
store volatile i32 %val8, i32 *%ptr2
store volatile i32 %val9, i32 *%ptr2
store volatile i32 %val10, i32 *%ptr2
store volatile i32 %val11, i32 *%ptr2
store volatile i32 %val12, i32 *%ptr2
store volatile i32 %val13, i32 *%ptr2
store volatile i32 %val14, i32 *%ptr2
store volatile i32 %val15, i32 *%ptr2
store volatile i64 %ext0, i64 *%ptr1
store volatile i64 %ext1, i64 *%ptr1
store volatile i64 %ext2, i64 *%ptr1
store volatile i64 %ext3, i64 *%ptr1
store volatile i64 %ext4, i64 *%ptr1
store volatile i64 %ext5, i64 *%ptr1
store volatile i64 %ext6, i64 *%ptr1
store volatile i64 %ext7, i64 *%ptr1
store volatile i64 %ext8, i64 *%ptr1
store volatile i64 %ext9, i64 *%ptr1
store volatile i64 %ext10, i64 *%ptr1
store volatile i64 %ext11, i64 *%ptr1
store volatile i64 %ext12, i64 *%ptr1
store volatile i64 %ext13, i64 *%ptr1
store volatile i64 %ext14, i64 *%ptr1
store volatile i64 %ext15, i64 *%ptr1
ret void
}
|
