1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
|
// RUN: llvm-tblgen %s | FileCheck %s
class XD { bits<4> Prefix = 11; }
// CHECK: Prefix = { 1, 1, 0, 0 };
class XS { bits<4> Prefix = 12; }
class VEX { bit hasVEX_4VPrefix = 1; }
def xd : XD;
class BaseI {
bits<4> Prefix = 0;
bit hasVEX_4VPrefix = 0;
}
class I<bits<4> op> : BaseI {
bits<4> opcode = op;
int val = !if(!eq(Prefix, xd.Prefix), 7, 21);
int check = !if(hasVEX_4VPrefix, 0, 10);
}
multiclass R {
def rr : I<4>;
}
multiclass M {
def rm : I<2>;
}
multiclass Y {
defm SS : R, M, XD;
// CHECK: Prefix = { 1, 1, 0, 0 };
// CHECK: Prefix = { 1, 1, 0, 0 };
defm SD : R, M, XS;
}
// CHECK: int check = 0;
defm Instr : Y, VEX;
// Anonymous defm.
multiclass SomeAnonymous<int x> {
def rm;
def mr;
}
// These multiclasses shouldn't conflict.
defm : SomeAnonymous<1>;
defm : SomeAnonymous<2>;
|
