test/TableGen/usevalname.td


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

// RUN: llvm-tblgen %s | FileCheck %s

class Instr<list<dag> pat> {
  list<dag> Pattern = pat;
}

class Reg {
  int a = 3;
}

def VR128 : Reg;
def mem_frag;
def set;
def addr;
def shufp : Reg;

multiclass shuffle<Reg RC> {
  def rri : Instr<[(set RC:$dst, (shufp:$src3
                                       RC:$src1, RC:$src2))]>;
}

// CHECK: shufp:src3
defm ADD : shuffle<VR128>;