diff options
author | Tim Rowley <timothy.o.rowley@intel.com> | 2016-10-10 18:32:31 -0500 |
---|---|---|
committer | Tim Rowley <timothy.o.rowley@intel.com> | 2016-10-11 11:48:23 -0500 |
commit | 9db9c61d2672a10b9bfbfa47e32a15aa67995b8b (patch) | |
tree | d95d7e31e47394853e33fa629b24e269511ed028 | |
parent | 3805e40f32e252767daa97a08cb931784aa3da4e (diff) | |
download | external_mesa3d-9db9c61d2672a10b9bfbfa47e32a15aa67995b8b.zip external_mesa3d-9db9c61d2672a10b9bfbfa47e32a15aa67995b8b.tar.gz external_mesa3d-9db9c61d2672a10b9bfbfa47e32a15aa67995b8b.tar.bz2 |
swr: [rasterizer archrast] update proto file
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
-rw-r--r-- | src/gallium/drivers/swr/rasterizer/archrast/events.proto | 58 |
1 files changed, 56 insertions, 2 deletions
diff --git a/src/gallium/drivers/swr/rasterizer/archrast/events.proto b/src/gallium/drivers/swr/rasterizer/archrast/events.proto index 4c2e7dc..6dccad6 100644 --- a/src/gallium/drivers/swr/rasterizer/archrast/events.proto +++ b/src/gallium/drivers/swr/rasterizer/archrast/events.proto @@ -97,12 +97,66 @@ event End uint32_t count; }; -event DrawIndexedInstance +event DrawInstancedEvent { - PRIMITIVE_TOPOLOGY topology; + uint32_t id; + uint32_t topology; + uint32_t numVertices; + int32_t startVertex; + uint32_t numInstances; + uint32_t startInstance; +}; + +event DrawIndexedInstancedEvent +{ + uint32_t id; + uint32_t topology; uint32_t numIndices; int32_t indexOffset; int32_t baseVertex; uint32_t numInstances; uint32_t startInstance; }; + +event DispatchEvent +{ + uint32_t id; + uint32_t threadGroupCountX; + uint32_t threadGroupCountY; + uint32_t threadGroupCountZ; +}; + +event FrameEndEvent +{ + uint32_t frameId; + uint32_t nextDrawId; +}; + +event FrontendStatsEvent +{ + uint64_t IaVertices; + uint64_t IaPrimitives; + uint64_t VsInvocations; + uint64_t HsInvocations; + uint64_t DsInvocations; + uint64_t GsInvocations; + uint64_t GsPrimitives; + uint64_t CInvocations; + uint64_t CPrimitives; + uint64_t SoPrimStorageNeeded0; + uint64_t SoPrimStorageNeeded1; + uint64_t SoPrimStorageNeeded2; + uint64_t SoPrimStorageNeeded3; + uint64_t SoNumPrimsWritten0; + uint64_t SoNumPrimsWritten1; + uint64_t SoNumPrimsWritten2; + uint64_t SoNumPrimsWritten3; +}; + +event BackendStatsEvent +{ + uint64_t DepthPassCount; + uint64_t PsInvocations; + uint64_t CsInvocations; + +}; |