diff options
| author | Tom Stellard <thomas.stellard@amd.com> | 2012-08-30 10:35:36 -0400 |
|---|---|---|
| committer | Tom Stellard <thomas.stellard@amd.com> | 2012-08-31 12:53:51 -0400 |
| commit | c3c323a164a9b6ba2820f5f68cd3ed3fa3c20ac0 (patch) | |
| tree | acd60a819d05b73d410e5d463a1e050900a731af | |
| parent | d58ca43b809593314907694e744780ab9b28d590 (diff) | |
| download | external_mesa3d-c3c323a164a9b6ba2820f5f68cd3ed3fa3c20ac0.zip external_mesa3d-c3c323a164a9b6ba2820f5f68cd3ed3fa3c20ac0.tar.gz external_mesa3d-c3c323a164a9b6ba2820f5f68cd3ed3fa3c20ac0.tar.bz2 | |
radeonsi: Handle TGSI_SEMANTIC_PSIZE
The relevant POINT_SIZE registers are being set using the
pipe_rasterizer_state, so we just need to tell the shader compiler which
export type to use.
This fixes several of the glean glsl tests.
Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
| -rw-r--r-- | src/gallium/drivers/radeonsi/radeonsi_shader.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/gallium/drivers/radeonsi/radeonsi_shader.c b/src/gallium/drivers/radeonsi/radeonsi_shader.c index d07b050..2f417ec 100644 --- a/src/gallium/drivers/radeonsi/radeonsi_shader.c +++ b/src/gallium/drivers/radeonsi/radeonsi_shader.c @@ -502,6 +502,7 @@ static void si_llvm_emit_epilogue(struct lp_build_tgsi_context * bld_base) for (index = d->Range.First; index <= d->Range.Last; index++) { /* Select the correct target */ switch(d->Semantic.Name) { + case TGSI_SEMANTIC_PSIZE: case TGSI_SEMANTIC_POSITION: target = V_008DFC_SQ_EXP_POS; break; |