diff options
| author | Eric Anholt <eric@anholt.net> | 2016-05-05 18:04:14 -0700 |
|---|---|---|
| committer | Eric Anholt <eric@anholt.net> | 2016-05-06 10:25:55 -0700 |
| commit | a1f698881e13a4993e958815b79f8150d48e2739 (patch) | |
| tree | b672c8fd5640e76d0b3282abc345c6b46f04134f /src/gallium/drivers/vc4/vc4_qpu_emit.c | |
| parent | 890dc19eeba10b4df9c658b524ce743cf4db6765 (diff) | |
| download | external_mesa3d-a1f698881e13a4993e958815b79f8150d48e2739.zip external_mesa3d-a1f698881e13a4993e958815b79f8150d48e2739.tar.gz external_mesa3d-a1f698881e13a4993e958815b79f8150d48e2739.tar.bz2 | |
vc4: Add support for loading immediate values in QIR.
This will be used for resetting the uniform stream in the presence of
branching, but may also be useful as an optimization to reduce how many
uniforms we have to copy out per draw call (in exchange for increasing
icache pressure).
Diffstat (limited to 'src/gallium/drivers/vc4/vc4_qpu_emit.c')
| -rw-r--r-- | src/gallium/drivers/vc4/vc4_qpu_emit.c | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/src/gallium/drivers/vc4/vc4_qpu_emit.c b/src/gallium/drivers/vc4/vc4_qpu_emit.c index ecb7094..794757e 100644 --- a/src/gallium/drivers/vc4/vc4_qpu_emit.c +++ b/src/gallium/drivers/vc4/vc4_qpu_emit.c @@ -267,6 +267,7 @@ vc4_generate_code(struct vc4_context *vc4, struct vc4_compile *c) int index = qinst->src[i].index; switch (qinst->src[i].file) { case QFILE_NULL: + case QFILE_LOAD_IMM: src[i] = qpu_rn(0); break; case QFILE_TEMP: @@ -351,6 +352,7 @@ vc4_generate_code(struct vc4_context *vc4, struct vc4_compile *c) case QFILE_VARY: case QFILE_UNIF: case QFILE_SMALL_IMM: + case QFILE_LOAD_IMM: case QFILE_FRAG_X: case QFILE_FRAG_Y: case QFILE_FRAG_REV_FLAG: @@ -390,6 +392,11 @@ vc4_generate_code(struct vc4_context *vc4, struct vc4_compile *c) break; + case QOP_LOAD_IMM: + assert(qinst->src[0].file == QFILE_LOAD_IMM); + queue(c, qpu_load_imm_ui(dst, qinst->src[0].index)); + break; + case QOP_MS_MASK: src[1] = qpu_ra(QPU_R_MS_REV_FLAGS); fixup_raddr_conflict(c, dst, &src[0], &src[1], |