summaryrefslogtreecommitdiffstats
path: root/src/gallium
diff options
context:
space:
mode:
authorTom Stellard <thomas.stellard@amd.com>2014-09-25 09:14:53 -0400
committerTom Stellard <thomas.stellard@amd.com>2014-10-16 19:42:22 -0400
commit8b7cc90cefef495887d7e83715b81a5d81ea7fb7 (patch)
tree6a4aaee5c7d3078fbb17143fa2775b22aefc8d9b /src/gallium
parentdc39b32c9bc967a26f745e7ebebcbc4c44c83f20 (diff)
downloadexternal_mesa3d-8b7cc90cefef495887d7e83715b81a5d81ea7fb7.zip
external_mesa3d-8b7cc90cefef495887d7e83715b81a5d81ea7fb7.tar.gz
external_mesa3d-8b7cc90cefef495887d7e83715b81a5d81ea7fb7.tar.bz2
gallium: Add PIPE_SHADER_IR_NATIVE to enum pipe_shader_ir
Drivers can return this value for PIPE_COMPUTE_CAP_IR_TARGET if they want clover to give them native object code. Reviewed-by: Francisco Jerez <currojerez@riseup.net>
Diffstat (limited to 'src/gallium')
-rw-r--r--src/gallium/docs/source/screen.rst4
-rw-r--r--src/gallium/include/pipe/p_defines.h3
2 files changed, 4 insertions, 3 deletions
diff --git a/src/gallium/docs/source/screen.rst b/src/gallium/docs/source/screen.rst
index f4e9204..ba34ec8 100644
--- a/src/gallium/docs/source/screen.rst
+++ b/src/gallium/docs/source/screen.rst
@@ -320,8 +320,8 @@ pipe_screen::get_compute_param.
* ``PIPE_COMPUTE_CAP_IR_TARGET``: A description of the target of the form
``processor-arch-manufacturer-os`` that will be passed on to the compiler.
- This CAP is only relevant for drivers that specify PIPE_SHADER_IR_LLVM for
- their preferred IR.
+ This CAP is only relevant for drivers that specify PIPE_SHADER_IR_LLVM
+ or PIPE_SHADER_IR_NATIVE for their preferred IR.
Value type: null-terminated string.
* ``PIPE_COMPUTE_CAP_GRID_DIMENSION``: Number of supported dimensions
for grid and block coordinates. Value type: ``uint64_t``.
diff --git a/src/gallium/include/pipe/p_defines.h b/src/gallium/include/pipe/p_defines.h
index 93156b9..d9b1547 100644
--- a/src/gallium/include/pipe/p_defines.h
+++ b/src/gallium/include/pipe/p_defines.h
@@ -638,7 +638,8 @@ enum pipe_shader_cap
enum pipe_shader_ir
{
PIPE_SHADER_IR_TGSI,
- PIPE_SHADER_IR_LLVM
+ PIPE_SHADER_IR_LLVM,
+ PIPE_SHADER_IR_NATIVE
};
/**