summaryrefslogtreecommitdiffstats
path: root/src/glsl
diff options
context:
space:
mode:
authorMarek Olšák <maraeo@gmail.com>2011-11-14 16:53:54 +0100
committerMarek Olšák <maraeo@gmail.com>2011-11-15 00:04:43 +0100
commit4f7c21899ad449be2bc1157ce1d2d99296a34499 (patch)
treef4ca829d2264317df2a48966b5e1eed6de8db743 /src/glsl
parentfa704cc558ab321792b364dab43f1e960513bed0 (diff)
downloadexternal_mesa3d-4f7c21899ad449be2bc1157ce1d2d99296a34499.zip
external_mesa3d-4f7c21899ad449be2bc1157ce1d2d99296a34499.tar.gz
external_mesa3d-4f7c21899ad449be2bc1157ce1d2d99296a34499.tar.bz2
r600g: fix the representation of control-flow instructions
We need something that looks like a compiler and not like some hacker put some functions together. /rant This is a band-aid for these two problems: - The R600 and EG control-flow instructions appear in switch statements next to each other, causing conflicts when adding new instructions. - The ALU control-flow instructions are bitshifted by 3 (from CF_INST 26:29 to CF_INST 23:29, as is defined by r600 ISA) even for EG, where CF_INST is 22:29. To fix this mess, the 'inst' field is bitshifted to the left either by 22, 23, or 26 (directly in the definitions), such that it can be just or'd when making bytecode without any shifting. All switch statements have been divided into two, one for R600 and the other for EG. Of course, there is a better way to do this, but that is left for future work. Tested on RV730 and REDWOOD with no regressions. v2: minor cleanup as per Alex's comment. Reviewed-by: Alex Deucher <alexander.deucher@amd.com>
Diffstat (limited to 'src/glsl')
0 files changed, 0 insertions, 0 deletions