summaryrefslogtreecommitdiffstats
path: root/src/intel/vulkan/genX_pipeline.c
diff options
context:
space:
mode:
authorJordan Justen <jordan.l.justen@intel.com>2016-04-02 13:44:55 -0700
committerJordan Justen <jordan.l.justen@intel.com>2016-05-17 13:04:03 -0700
commit8ee31828c656d456bfe067cfae512b1fbbd0bbd6 (patch)
tree487fab16e09877b862fe97a7e85f4f58dabadccb /src/intel/vulkan/genX_pipeline.c
parentff417388719828b3b5f0c9e3c0b076e9cff99ff7 (diff)
downloadexternal_mesa3d-8ee31828c656d456bfe067cfae512b1fbbd0bbd6.zip
external_mesa3d-8ee31828c656d456bfe067cfae512b1fbbd0bbd6.tar.gz
external_mesa3d-8ee31828c656d456bfe067cfae512b1fbbd0bbd6.tar.bz2
anv: Keep track of whether the data cache should be enabled in L3
If images or shader buffers are used, we will enable the data cache in the the L3 config. Signed-off-by: Jordan Justen <jordan.l.justen@intel.com> Reviewed-by: Jason Ekstrand <jason@jlekstrand.net>
Diffstat (limited to 'src/intel/vulkan/genX_pipeline.c')
-rw-r--r--src/intel/vulkan/genX_pipeline.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/intel/vulkan/genX_pipeline.c b/src/intel/vulkan/genX_pipeline.c
index 2328920..2a41b2d 100644
--- a/src/intel/vulkan/genX_pipeline.c
+++ b/src/intel/vulkan/genX_pipeline.c
@@ -74,6 +74,8 @@ genX(compute_pipeline_create)(
pipeline->active_stages = 0;
pipeline->total_scratch = 0;
+ pipeline->needs_data_cache = false;
+
assert(pCreateInfo->stage.stage == VK_SHADER_STAGE_COMPUTE_BIT);
ANV_FROM_HANDLE(anv_shader_module, module, pCreateInfo->stage.module);
anv_pipeline_compile_cs(pipeline, cache, pCreateInfo, module,