summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_clip_state.c
diff options
context:
space:
mode:
authorPaul Berry <stereotype441@gmail.com>2014-01-10 13:00:51 -0800
committerJordan Justen <jordan.l.justen@intel.com>2014-09-01 19:38:27 -0700
commit88e3d404dad009d8cff5124cf8acee7daeaceb64 (patch)
tree73b0ebeeefb8851e2810f123e04b28c805f05a63 /src/mesa/drivers/dri/i965/brw_clip_state.c
parent94a909ec2df779bfdac6f42a25077b427b3873ea (diff)
downloadexternal_mesa3d-88e3d404dad009d8cff5124cf8acee7daeaceb64.zip
external_mesa3d-88e3d404dad009d8cff5124cf8acee7daeaceb64.tar.gz
external_mesa3d-88e3d404dad009d8cff5124cf8acee7daeaceb64.tar.bz2
i965: Create a macro for setting a dirty bit.
This will make it easier to extend dirty bit handling to support compute shaders. Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Diffstat (limited to 'src/mesa/drivers/dri/i965/brw_clip_state.c')
-rw-r--r--src/mesa/drivers/dri/i965/brw_clip_state.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mesa/drivers/dri/i965/brw_clip_state.c b/src/mesa/drivers/dri/i965/brw_clip_state.c
index 0d153c0..21bec52 100644
--- a/src/mesa/drivers/dri/i965/brw_clip_state.c
+++ b/src/mesa/drivers/dri/i965/brw_clip_state.c
@@ -158,7 +158,7 @@ brw_upload_clip_unit(struct brw_context *brw)
clip->viewport_ymin = -1;
clip->viewport_ymax = 1;
- brw->state.dirty.cache |= CACHE_NEW_CLIP_UNIT;
+ SET_DIRTY_BIT(cache, CACHE_NEW_CLIP_UNIT);
}
const struct brw_tracked_state brw_clip_unit = {