diff options
author | Ben Widawsky <benjamin.widawsky@intel.com> | 2014-11-18 12:20:10 -0800 |
---|---|---|
committer | Ben Widawsky <benjamin.widawsky@intel.com> | 2014-11-20 09:45:23 -0800 |
commit | ca39c46c3be82be0a36316e5da32b558c4837aea (patch) | |
tree | f63fcc2db854d2def54db916963e6d28c728b34a /src/mesa/drivers/dri/i965/brw_defines.h | |
parent | 56bf948e11dd43c671fa6731bb49b4b68f9fe025 (diff) | |
download | external_mesa3d-ca39c46c3be82be0a36316e5da32b558c4837aea.zip external_mesa3d-ca39c46c3be82be0a36316e5da32b558c4837aea.tar.gz external_mesa3d-ca39c46c3be82be0a36316e5da32b558c4837aea.tar.bz2 |
i965/disasm: Properly decode branch_ctrl (gen8+)
Add support for decoding the new branch control bit. I saw two things wrong with
the existing code.
1. It didn't bother trying to decode the bit.
- While we do not *intentionally* emit this bit today, I think it's interesting
to see if we somehow ended up with the bit set. It may also be useful in the
future.
2. It seemed to be the wrong bit.
- The docs are pretty poor wrt which bit this actually occupies. To me, it
/looks/ like it should be bit 28. I am not sure where Ken got 30 from. I
verified it should be 28 by looking at the simulator code.
I also added the most basic support for GOTO simply so we don't need to remember
to change the function in the future.
v2:
Move the branch_ctrl check out of the if gen >= 6 check to make it more
readable. (Matt)
ENDIF doesn't have branch_ctrl (Matt + Ken)
Signed-off-by: Ben Widawsky <ben@bwidawsk.net>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Matt Turner <mattst88@gmail.com>
Diffstat (limited to 'src/mesa/drivers/dri/i965/brw_defines.h')
-rw-r--r-- | src/mesa/drivers/dri/i965/brw_defines.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/mesa/drivers/dri/i965/brw_defines.h b/src/mesa/drivers/dri/i965/brw_defines.h index 53cd75e..ed94bcc 100644 --- a/src/mesa/drivers/dri/i965/brw_defines.h +++ b/src/mesa/drivers/dri/i965/brw_defines.h @@ -820,6 +820,7 @@ enum opcode { BRW_OPCODE_MSAVE = 44, /**< Pre-Gen6 */ BRW_OPCODE_MRESTORE = 45, /**< Pre-Gen6 */ BRW_OPCODE_PUSH = 46, /**< Pre-Gen6 */ + BRW_OPCODE_GOTO = 46, /**< Gen8+ */ BRW_OPCODE_POP = 47, /**< Pre-Gen6 */ BRW_OPCODE_WAIT = 48, BRW_OPCODE_SEND = 49, |