diff options
| author | Matt Turner <mattst88@gmail.com> | 2015-10-26 17:09:25 -0700 |
|---|---|---|
| committer | Matt Turner <mattst88@gmail.com> | 2015-11-13 11:27:50 -0800 |
| commit | b163aa01487ab5f9b22c48b7badc5d65999c4985 (patch) | |
| tree | 0cd40468ce2bd5aeae3b0b81784ddf7946f19aea /src/mesa/drivers/dri/i965/brw_fs_nir.cpp | |
| parent | 5a23b31c75556fa0fe9ca53db481bbec18c2baba (diff) | |
| download | external_mesa3d-b163aa01487ab5f9b22c48b7badc5d65999c4985.zip external_mesa3d-b163aa01487ab5f9b22c48b7badc5d65999c4985.tar.gz external_mesa3d-b163aa01487ab5f9b22c48b7badc5d65999c4985.tar.bz2 | |
i965: Rename GRF to VGRF.
The 2-bit hardware register file field is ARF, GRF, MRF, IMM.
Rename GRF to VGRF (virtual GRF) so that we can reuse the GRF name to
mean an assigned general purpose register.
Reviewed-by: Emil Velikov <emil.velikov@collabora.co.uk>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Diffstat (limited to 'src/mesa/drivers/dri/i965/brw_fs_nir.cpp')
| -rw-r--r-- | src/mesa/drivers/dri/i965/brw_fs_nir.cpp | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/mesa/drivers/dri/i965/brw_fs_nir.cpp b/src/mesa/drivers/dri/i965/brw_fs_nir.cpp index 7a91985..c282f83 100644 --- a/src/mesa/drivers/dri/i965/brw_fs_nir.cpp +++ b/src/mesa/drivers/dri/i965/brw_fs_nir.cpp @@ -1135,7 +1135,7 @@ fs_visitor::emit_percomp(const fs_builder &bld, const fs_inst &inst, fs_inst *new_inst = new(mem_ctx) fs_inst(inst); new_inst->dst = offset(new_inst->dst, bld, i); for (unsigned j = 0; j < new_inst->sources; j++) - if (new_inst->src[j].file == GRF) + if (new_inst->src[j].file == VGRF) new_inst->src[j] = offset(new_inst->src[j], bld, i); bld.emit(new_inst); @@ -2450,10 +2450,10 @@ fs_visitor::nir_emit_intrinsic(const fs_builder &bld, nir_intrinsic_instr *instr * SURFTYPE_BUFFER. */ int regs_written = 4 * mlen; - fs_reg src_payload = fs_reg(GRF, alloc.allocate(mlen), + fs_reg src_payload = fs_reg(VGRF, alloc.allocate(mlen), BRW_REGISTER_TYPE_UD); bld.LOAD_PAYLOAD(src_payload, &source, 1, 0); - fs_reg buffer_size = fs_reg(GRF, alloc.allocate(regs_written), + fs_reg buffer_size = fs_reg(VGRF, alloc.allocate(regs_written), BRW_REGISTER_TYPE_UD); const unsigned index = prog_data->binding_table.ssbo_start + ssbo_index; fs_inst *inst = bld.emit(FS_OPCODE_GET_BUFFER_SIZE, buffer_size, |