summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_gs.c
diff options
context:
space:
mode:
authorPaul Berry <stereotype441@gmail.com>2011-09-27 12:33:28 -0700
committerPaul Berry <stereotype441@gmail.com>2011-10-06 19:29:07 -0700
commit18e2e19b07b312c978dfbb6d336f69fa84b3ffe2 (patch)
treea3d3e6026db55557c29da31d19fa6a47185a324e /src/mesa/drivers/dri/i965/brw_gs.c
parent8f6920a7b69bd20f04f807e88c22cf1eb78b4e79 (diff)
downloadexternal_mesa3d-18e2e19b07b312c978dfbb6d336f69fa84b3ffe2.zip
external_mesa3d-18e2e19b07b312c978dfbb6d336f69fa84b3ffe2.tar.gz
external_mesa3d-18e2e19b07b312c978dfbb6d336f69fa84b3ffe2.tar.bz2
i965: Make brw_compute_vue_map's userclip dependency a boolean.
Previously, brw_compute_vue_map required an argument indicating the number of clip planes in use, but all it did with it was check if it was nonzero. This patch changes brw_compute_vue_map to take a boolean instead. This allows us to avoid some unnecessary recompilation of the Gen4/5 GS and SF threads. Reviewed-by: Ian Romanick <ian.d.romanick@intel.com> Reviewed-by: Eric Anholt <eric@anholt.net>
Diffstat (limited to 'src/mesa/drivers/dri/i965/brw_gs.c')
-rw-r--r--src/mesa/drivers/dri/i965/brw_gs.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mesa/drivers/dri/i965/brw_gs.c b/src/mesa/drivers/dri/i965/brw_gs.c
index b7304b9..3b56aae 100644
--- a/src/mesa/drivers/dri/i965/brw_gs.c
+++ b/src/mesa/drivers/dri/i965/brw_gs.c
@@ -64,7 +64,7 @@ static void compile_gs_prog( struct brw_context *brw,
c.key = *key;
/* The geometry shader needs to access the entire VUE. */
struct brw_vue_map vue_map;
- brw_compute_vue_map(&vue_map, intel, c.key.nr_userclip, c.key.attrs);
+ brw_compute_vue_map(&vue_map, intel, c.key.userclip_active, c.key.attrs);
c.nr_regs = (vue_map.num_slots + 1)/2;
mem_ctx = NULL;
@@ -159,7 +159,7 @@ static void populate_key( struct brw_context *brw,
}
/* _NEW_TRANSFORM */
- key->nr_userclip = _mesa_bitcount_64(ctx->Transform.ClipPlanesEnabled);
+ key->userclip_active = (ctx->Transform.ClipPlanesEnabled != 0);
key->need_gs_prog = (intel->gen >= 6)
? 0