summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_gs_surface_state.c
diff options
context:
space:
mode:
authorKristian Høgsberg <krh@bitplanet.net>2014-10-20 23:00:50 -0700
committerKristian Høgsberg <krh@bitplanet.net>2014-12-10 12:29:00 -0800
commitd9e29f5d88d2ddd8ee9d10b7d88377a60fd0094f (patch)
tree0923b33af6ef5b4a0e9e86be33e0f895a162e6b6 /src/mesa/drivers/dri/i965/brw_gs_surface_state.c
parent686ef091a4f76fa68d9d9cd5ef00f40c1416a5da (diff)
downloadexternal_mesa3d-d9e29f5d88d2ddd8ee9d10b7d88377a60fd0094f.zip
external_mesa3d-d9e29f5d88d2ddd8ee9d10b7d88377a60fd0094f.tar.gz
external_mesa3d-d9e29f5d88d2ddd8ee9d10b7d88377a60fd0094f.tar.bz2
i965: Add SIMD8 URB write low-level IR instruction
This is all we need from the generator for SIMD8 vertex shaders. This opcode is just the send instruction, all the hard work will happen in the visitor using LOAD_PAYLOAD. Signed-off-by: Kristian Høgsberg <krh@bitplanet.net> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Diffstat (limited to 'src/mesa/drivers/dri/i965/brw_gs_surface_state.c')
0 files changed, 0 insertions, 0 deletions