summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_queryobj.c
diff options
context:
space:
mode:
authorPaul Berry <stereotype441@gmail.com>2014-01-10 13:00:51 -0800
committerJordan Justen <jordan.l.justen@intel.com>2014-09-01 19:38:27 -0700
commit88e3d404dad009d8cff5124cf8acee7daeaceb64 (patch)
tree73b0ebeeefb8851e2810f123e04b28c805f05a63 /src/mesa/drivers/dri/i965/brw_queryobj.c
parent94a909ec2df779bfdac6f42a25077b427b3873ea (diff)
downloadexternal_mesa3d-88e3d404dad009d8cff5124cf8acee7daeaceb64.zip
external_mesa3d-88e3d404dad009d8cff5124cf8acee7daeaceb64.tar.gz
external_mesa3d-88e3d404dad009d8cff5124cf8acee7daeaceb64.tar.bz2
i965: Create a macro for setting a dirty bit.
This will make it easier to extend dirty bit handling to support compute shaders. Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Diffstat (limited to 'src/mesa/drivers/dri/i965/brw_queryobj.c')
-rw-r--r--src/mesa/drivers/dri/i965/brw_queryobj.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/mesa/drivers/dri/i965/brw_queryobj.c b/src/mesa/drivers/dri/i965/brw_queryobj.c
index c053c34..1a8c520 100644
--- a/src/mesa/drivers/dri/i965/brw_queryobj.c
+++ b/src/mesa/drivers/dri/i965/brw_queryobj.c
@@ -255,7 +255,7 @@ brw_begin_query(struct gl_context *ctx, struct gl_query_object *q)
* so turn them on now.
*/
brw->stats_wm++;
- brw->state.dirty.brw |= BRW_NEW_STATS_WM;
+ SET_DIRTY_BIT(brw, BRW_NEW_STATS_WM);
break;
default:
@@ -312,7 +312,7 @@ brw_end_query(struct gl_context *ctx, struct gl_query_object *q)
brw->query.obj = NULL;
brw->stats_wm--;
- brw->state.dirty.brw |= BRW_NEW_STATS_WM;
+ SET_DIRTY_BIT(brw, BRW_NEW_STATS_WM);
break;
default: