summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_shader.h
diff options
context:
space:
mode:
authorIan Romanick <ian.d.romanick@intel.com>2016-06-30 09:14:37 -0700
committerIan Romanick <ian.d.romanick@intel.com>2016-10-04 16:53:32 -0700
commit3d2011cb33317b0fe9b8fe989916efc1841c6ce0 (patch)
treeb0aa6ac918e946ce8e08aea6e33dffc8d4d72904 /src/mesa/drivers/dri/i965/brw_shader.h
parent7cd0b3084cb5e1ee69431d462eedc2e3e7eb8203 (diff)
downloadexternal_mesa3d-3d2011cb33317b0fe9b8fe989916efc1841c6ce0.zip
external_mesa3d-3d2011cb33317b0fe9b8fe989916efc1841c6ce0.tar.gz
external_mesa3d-3d2011cb33317b0fe9b8fe989916efc1841c6ce0.tar.bz2
i965: Refactor emission of atomic counter operations
This will make it easier to add more operations. Signed-off-by: Ian Romanick <ian.d.romanick@intel.com> Reviewed-by: Iago Toral Quiroga <itoral@igalia.com>
Diffstat (limited to 'src/mesa/drivers/dri/i965/brw_shader.h')
-rw-r--r--src/mesa/drivers/dri/i965/brw_shader.h3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/mesa/drivers/dri/i965/brw_shader.h b/src/mesa/drivers/dri/i965/brw_shader.h
index ba2404a..12113b9 100644
--- a/src/mesa/drivers/dri/i965/brw_shader.h
+++ b/src/mesa/drivers/dri/i965/brw_shader.h
@@ -27,6 +27,7 @@
#include "brw_reg.h"
#include "brw_defines.h"
#include "brw_context.h"
+#include "compiler/nir/nir.h"
#ifdef __cplusplus
#include "brw_ir_allocator.h"
@@ -286,6 +287,8 @@ unsigned tesslevel_outer_components(GLenum tes_primitive_mode);
unsigned tesslevel_inner_components(GLenum tes_primitive_mode);
unsigned writemask_for_backwards_vector(unsigned mask);
+unsigned get_atomic_counter_op(nir_intrinsic_op op);
+
#ifdef __cplusplus
}
#endif