summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/brw_shader.h
diff options
context:
space:
mode:
authorMatt Turner <mattst88@gmail.com>2014-07-12 17:49:32 -0700
committerMatt Turner <mattst88@gmail.com>2014-08-22 10:23:34 -0700
commite0aa45768c6bda947b645ae6962054673937a55f (patch)
tree3d564178ac99869ade3d77a719da45f28384ccfd /src/mesa/drivers/dri/i965/brw_shader.h
parent3d6d4dc6f7f90d65982073294a41afac8397f68a (diff)
downloadexternal_mesa3d-e0aa45768c6bda947b645ae6962054673937a55f.zip
external_mesa3d-e0aa45768c6bda947b645ae6962054673937a55f.tar.gz
external_mesa3d-e0aa45768c6bda947b645ae6962054673937a55f.tar.bz2
i965: Add invalidate_cfg parameter to invalidate_live_intervals().
Will let us avoid invalidating the CFG if the optimization pass has removed instructions using the new basic block methods. Reviewed-by: Topi Pohjolainen <topi.pohjolainen@intel.com>
Diffstat (limited to 'src/mesa/drivers/dri/i965/brw_shader.h')
-rw-r--r--src/mesa/drivers/dri/i965/brw_shader.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/mesa/drivers/dri/i965/brw_shader.h b/src/mesa/drivers/dri/i965/brw_shader.h
index 35a2b96..342cdb3 100644
--- a/src/mesa/drivers/dri/i965/brw_shader.h
+++ b/src/mesa/drivers/dri/i965/brw_shader.h
@@ -182,7 +182,7 @@ public:
void assign_common_binding_table_offsets(uint32_t next_binding_table_offset);
- virtual void invalidate_live_intervals() = 0;
+ virtual void invalidate_live_intervals(bool invalidate_cfg = true) = 0;
};
uint32_t brw_texture_offset(struct gl_context *ctx, ir_constant *offset);