diff options
| author | Chris Wilson <chris@chris-wilson.co.uk> | 2015-04-30 17:04:51 +0100 |
|---|---|---|
| committer | Kenneth Graunke <kenneth@whitecape.org> | 2015-06-24 10:35:04 -0700 |
| commit | 4b35ab9bdb4e663f41ff5c9ae5bbcc650b6093f9 (patch) | |
| tree | 623f9d02e44c1601d8abf09fa89e7fd06186aa83 /src/mesa/drivers/dri/i965/gen6_queryobj.c | |
| parent | 9d4b9f1e0c661e5ed8ce2e71c76ce8cc1adf90dd (diff) | |
| download | external_mesa3d-4b35ab9bdb4e663f41ff5c9ae5bbcc650b6093f9.zip external_mesa3d-4b35ab9bdb4e663f41ff5c9ae5bbcc650b6093f9.tar.gz external_mesa3d-4b35ab9bdb4e663f41ff5c9ae5bbcc650b6093f9.tar.bz2 | |
i965: Rename intel_emit* to reflect their new location in brw_pipe_control
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Reviewed-by: Kenneth Graunke <kenneth@whitecape.org>
Diffstat (limited to 'src/mesa/drivers/dri/i965/gen6_queryobj.c')
| -rw-r--r-- | src/mesa/drivers/dri/i965/gen6_queryobj.c | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/mesa/drivers/dri/i965/gen6_queryobj.c b/src/mesa/drivers/dri/i965/gen6_queryobj.c index ba5c944..9f4a5db 100644 --- a/src/mesa/drivers/dri/i965/gen6_queryobj.c +++ b/src/mesa/drivers/dri/i965/gen6_queryobj.c @@ -86,7 +86,7 @@ static void write_primitives_generated(struct brw_context *brw, drm_intel_bo *query_bo, int stream, int idx) { - intel_batchbuffer_emit_mi_flush(brw); + brw_emit_mi_flush(brw); if (brw->gen >= 7 && stream > 0) { brw_store_register_mem64(brw, query_bo, @@ -100,7 +100,7 @@ static void write_xfb_primitives_written(struct brw_context *brw, drm_intel_bo *bo, int stream, int idx) { - intel_batchbuffer_emit_mi_flush(brw); + brw_emit_mi_flush(brw); if (brw->gen >= 7) { brw_store_register_mem64(brw, bo, GEN7_SO_NUM_PRIMS_WRITTEN(stream), idx); @@ -157,7 +157,7 @@ emit_pipeline_stat(struct brw_context *brw, drm_intel_bo *bo, /* Emit a flush to make sure various parts of the pipeline are complete and * we get an accurate value */ - intel_batchbuffer_emit_mi_flush(brw); + brw_emit_mi_flush(brw); brw_store_register_mem64(brw, bo, reg, idx); } |