summaryrefslogtreecommitdiffstats
path: root/src/mesa/drivers/dri/i965/gen7_wm_surface_state.c
diff options
context:
space:
mode:
authorChris Forbes <chrisf@ijw.co.nz>2014-01-21 22:52:32 +1300
committerChris Forbes <chrisf@ijw.co.nz>2014-04-10 18:27:41 +1200
commitc9c08867ed07ceb10b67ffac5f0a33812710a5e8 (patch)
tree000f62ccfd2e6e966359bba501d879e9aebda7b0 /src/mesa/drivers/dri/i965/gen7_wm_surface_state.c
parent771c2ae0afc485a63e4668f0eb7713ea161f1b97 (diff)
downloadexternal_mesa3d-c9c08867ed07ceb10b67ffac5f0a33812710a5e8.zip
external_mesa3d-c9c08867ed07ceb10b67ffac5f0a33812710a5e8.tar.gz
external_mesa3d-c9c08867ed07ceb10b67ffac5f0a33812710a5e8.tar.bz2
i965: Adjust surface_state emission to account for view parameters
V4: Comment style, remove magic shift. Signed-off-by: Chris Forbes <chrisf@ijw.co.nz> Reviewed-by: Ian Romanick <ian.d.romanick@intel.com> Reviewed-by: Kenneth Graunke <kenneth@whitecape.org> Acked-by: Eric Anholt <eric@anholt.net>
Diffstat (limited to 'src/mesa/drivers/dri/i965/gen7_wm_surface_state.c')
-rw-r--r--src/mesa/drivers/dri/i965/gen7_wm_surface_state.c19
1 files changed, 14 insertions, 5 deletions
diff --git a/src/mesa/drivers/dri/i965/gen7_wm_surface_state.c b/src/mesa/drivers/dri/i965/gen7_wm_surface_state.c
index b9d6c8b..1303555 100644
--- a/src/mesa/drivers/dri/i965/gen7_wm_surface_state.c
+++ b/src/mesa/drivers/dri/i965/gen7_wm_surface_state.c
@@ -288,7 +288,7 @@ gen7_update_texture_surface(struct gl_context *ctx,
memset(surf, 0, 8 * 4);
uint32_t tex_format = translate_tex_format(brw,
- mt->format,
+ intelObj->_Format,
sampler->sRGBDecode);
if (for_gather && tex_format == BRW_SURFACEFORMAT_R32G32_FLOAT)
@@ -310,6 +310,12 @@ gen7_update_texture_surface(struct gl_context *ctx,
if (mt->logical_depth0 > 1 && tObj->Target != GL_TEXTURE_3D)
surf[0] |= GEN7_SURFACE_IS_ARRAY;
+ /* if this is a view with restricted NumLayers, then
+ * our effective depth is not just the miptree depth.
+ */
+ uint32_t effective_depth = (tObj->Immutable && tObj->Target != GL_TEXTURE_3D)
+ ? tObj->NumLayers : mt->logical_depth0;
+
if (mt->array_spacing_lod0)
surf[0] |= GEN7_SURFACE_ARYSPC_LOD0;
@@ -317,14 +323,17 @@ gen7_update_texture_surface(struct gl_context *ctx,
surf[2] = SET_FIELD(mt->logical_width0 - 1, GEN7_SURFACE_WIDTH) |
SET_FIELD(mt->logical_height0 - 1, GEN7_SURFACE_HEIGHT);
- surf[3] = SET_FIELD(mt->logical_depth0 - 1, BRW_SURFACE_DEPTH) |
+
+ surf[3] = SET_FIELD(effective_depth - 1, BRW_SURFACE_DEPTH) |
(mt->region->pitch - 1);
- surf[4] = gen7_surface_msaa_bits(mt->num_samples, mt->msaa_layout);
+ surf[4] = gen7_surface_msaa_bits(mt->num_samples, mt->msaa_layout) |
+ SET_FIELD(tObj->MinLayer, GEN7_SURFACE_MIN_ARRAY_ELEMENT) |
+ SET_FIELD((effective_depth - 1),
+ GEN7_SURFACE_RENDER_TARGET_VIEW_EXTENT);
surf[5] = (SET_FIELD(GEN7_MOCS_L3, GEN7_SURFACE_MOCS) |
- SET_FIELD(tObj->BaseLevel - mt->first_level,
- GEN7_SURFACE_MIN_LOD) |
+ SET_FIELD(tObj->MinLevel + tObj->BaseLevel - mt->first_level, GEN7_SURFACE_MIN_LOD) |
/* mip count */
(intelObj->_MaxLevel - tObj->BaseLevel));