diff options
| author | Kenneth Graunke <kenneth@whitecape.org> | 2013-10-28 16:06:10 -0700 |
|---|---|---|
| committer | Kenneth Graunke <kenneth@whitecape.org> | 2013-11-21 15:01:13 -0800 |
| commit | 6bc40f9af5b35724caff9fa7ced47b2ca6183f22 (patch) | |
| tree | b998c16cdaafcea8ce8f20f9f056dd9408e26380 /src/mesa/drivers/dri/i965/intel_blit.c | |
| parent | 28d7b4147d4048031dd1a99c0858472912ea7e7e (diff) | |
| download | external_mesa3d-6bc40f9af5b35724caff9fa7ced47b2ca6183f22.zip external_mesa3d-6bc40f9af5b35724caff9fa7ced47b2ca6183f22.tar.gz external_mesa3d-6bc40f9af5b35724caff9fa7ced47b2ca6183f22.tar.bz2 | |
i965: Convert brw->batch.is_blit to a BLT_RING/RENDER_RING enum.
Passing BLT_RING or RENDER_RING to batchbuffer functions is a lot more
obvious than passing true or false.
Signed-off-by: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by: Eric Anholt <eric@anholt.net>
Diffstat (limited to 'src/mesa/drivers/dri/i965/intel_blit.c')
| -rw-r--r-- | src/mesa/drivers/dri/i965/intel_blit.c | 6 |
1 files changed, 3 insertions, 3 deletions
diff --git a/src/mesa/drivers/dri/i965/intel_blit.c b/src/mesa/drivers/dri/i965/intel_blit.c index 0a03859..a47d02e 100644 --- a/src/mesa/drivers/dri/i965/intel_blit.c +++ b/src/mesa/drivers/dri/i965/intel_blit.c @@ -312,7 +312,7 @@ intelEmitCopyBlit(struct brw_context *brw, if (pass >= 2) return false; - intel_batchbuffer_require_space(brw, 8 * 4, true); + intel_batchbuffer_require_space(brw, 8 * 4, BLT_RING); DBG("%s src:buf(%p)/%d+%d %d,%d dst:buf(%p)/%d+%d %d,%d sz:%dx%d\n", __FUNCTION__, src_buffer, src_pitch, src_offset, src_x, src_y, @@ -427,7 +427,7 @@ intelEmitImmediateColorExpandBlit(struct brw_context *brw, __FUNCTION__, dst_buffer, dst_pitch, dst_offset, x, y, w, h, src_size, dwords); - intel_batchbuffer_require_space(brw, (8 * 4) + (3 * 4) + dwords * 4, true); + intel_batchbuffer_require_space(brw, (8 * 4) + (3 * 4) + dwords * 4, BLT_RING); opcode = XY_SETUP_BLT_CMD; if (cpp == 4) @@ -461,7 +461,7 @@ intelEmitImmediateColorExpandBlit(struct brw_context *brw, OUT_BATCH(((y + h) << 16) | (x + w)); ADVANCE_BATCH(); - intel_batchbuffer_data(brw, src_bits, dwords * 4, true); + intel_batchbuffer_data(brw, src_bits, dwords * 4, BLT_RING); intel_batchbuffer_emit_mi_flush(brw); |