summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/ilo/ilo_resource.c
Commit message (Expand)AuthorAgeFilesLines
* gallium: remove PIPE_BIND_TRANSFER_READ/WRITEMarek Olšák2016-09-081-1/+1
* gallium: add a pipe_context parameter to resource_get_handleMarek Olšák2016-08-251-0/+1
* gallium: Remove every double semi-colonJakob Sinclair2016-04-261-1/+1
* gallium: add external usage flags to resource_from(get)_handle (v2)Marek Olšák2016-03-091-2/+4
* gallium: add BIND flags for R/W buffers and imagesMarek Olšák2015-07-161-1/+1
* ilo: add image_set_gen6_bo_size()Chia-I Wu2015-07-011-0/+8
* ilo: replace pipe_format by gen_surface_formatChia-I Wu2015-06-261-10/+39
* ilo: always use the specified image formatChia-I Wu2015-06-261-11/+89
* ilo: replace pipe_texture_target by gen_surface_typeChia-I Wu2015-06-261-1/+23
* ilo: initialize ilo_image from ilo_image_infoChia-I Wu2015-06-261-22/+75
* ilo: remove ilo_image_disable_aux()Chia-I Wu2015-06-261-6/+2
* ilo: remove ilo_bufferChia-I Wu2015-06-261-6/+16
* ilo: introduce ilo_vmaChia-I Wu2015-06-261-15/+22
* ilo: align vertex buffer size in buf_create()Chia-I Wu2015-06-221-2/+20
* ilo: add ilo_image_disable_aux()Chia-I Wu2015-06-141-7/+5
* ilo: avoid resource owning in coreChia-I Wu2015-06-141-10/+10
* ilo: add ilo_image_can_enable_aux()Chia-I Wu2015-05-021-10/+10
* ilo: add ilo_image_init_for_imported()Chia-I Wu2015-05-021-43/+44
* ilo: improve readability of ilo_imageChia-I Wu2015-05-021-5/+5
* ilo: add ilo_buffer.h to coreChia-I Wu2015-05-021-59/+29
* ilo: move BOs from ilo_texture to ilo_imageChia-I Wu2015-05-021-23/+25
* ilo: move ilo_layout.[ch] to core as ilo_image.[ch]Chia-I Wu2015-05-021-32/+31
* ilo: add ilo_format.[ch] to coreChia-I Wu2015-05-021-1/+1
* ilo: move intel_winsys to ilo_dev_infoChia-I Wu2015-05-021-6/+6
* ilo: clarify valid and preferred tilingsChia-I Wu2015-03-071-0/+3
* ilo: add more convenient intel_bo_{ref,unref}()Chia-I Wu2015-03-061-10/+7
* ilo: add intel_bo_set_tiling()Chia-I Wu2015-03-061-13/+20
* ilo: replace intel_tiling_mode by gen_surface_tilingChia-I Wu2015-03-061-11/+55
* ilo: use an accessor for dev->genChia-I Wu2014-09-121-2/+3
* ilo: replace domains by reloc flagsChia-I Wu2014-08-261-12/+9
* ilo: migrate to ilo_layoutChia-I Wu2014-08-191-1288/+93
* ilo: try unblocking a transfer with a staging boChia-I Wu2014-07-281-4/+54
* ilo: enable persistent and coherent transfersChia-I Wu2014-07-281-2/+15
* ilo: check the tilings of imported handlesChia-I Wu2014-07-241-30/+36
* ilo: clean up resource bo renamingChia-I Wu2014-07-241-45/+57
* ilo: share some code between {tex,buf}_create_boChia-I Wu2014-07-241-59/+55
* ilo: use native 3-component vertex formats on GEN7.5+Chia-I Wu2014-07-241-1/+3
* ilo: raise texture size limitsChia-I Wu2014-07-151-3/+6
* ilo: move away from drm_intel_bo_alloc_tiledChia-I Wu2014-07-151-236/+293
* ilo: replace bo alloc flags by initial domainsChia-I Wu2014-03-101-8/+11
* ilo: remove intel_bo_get_size()Chia-I Wu2014-03-101-0/+17
* ilo: pipe_texture::usage is not a bitfieldChia-I Wu2014-02-221-1/+1
* ilo: set ILO_TEXTURE_CPU_WRITE for imported texturesChia-I Wu2014-02-221-3/+10
* ilo: disable HiZ for misaligned levelsChia-I Wu2014-01-141-5/+80
* ilo: decide on hiz first in texture allocationChia-I Wu2014-01-141-64/+64
* ilo: use HALIGN_4 on GEN7 for depth buffersChia-I Wu2014-01-141-11/+1
* ilo: OOM for HiZ is fatal on GEN6Chia-I Wu2014-01-141-2/+7
* ilo: fix a HiZ bo leakageChia-I Wu2014-01-141-0/+3
* ilo: enable HiZChia-I Wu2014-01-081-7/+41
* ilo: rename and add an accessor for texture slicesChia-I Wu2014-01-081-7/+9
generated by cgit v1.1 at 2024-09-15 18:35:28 +0000