summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeonsi
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'mesa/13.0' into nougat-x86Chih-Wei Huang2017-01-098-74/+192
|\
| * radeonsi: fix an off-by-one error in the bounds check for max_verticesNicolai Hähnle2016-12-151-1/+1
| * radeonsi: do not kill GS with memory writesNicolai Hähnle2016-12-151-8/+22
| * radeonsi: update all GSVS ring descriptors for new buffer allocationsNicolai Hähnle2016-12-151-1/+6
| * radeonsi: disable the constant engine (CE) on Carrizo and StoneyMarek Olšák2016-12-141-1/+4
| * radeonsi: wait for outstanding LDS instructions in memory barriers if neededMarek Olšák2016-12-141-1/+17
| * radeonsi: wait for outstanding memory instructions in TCS barriersMarek Olšák2016-12-141-1/+5
| * radeonsi: allow specifying simm16 of emit_waitcnt at call sitesMarek Olšák2016-12-141-5/+7
| * radeonsi: fix incorrect FMASK checking in bind_sampler_statesMarek Olšák2016-12-141-4/+4
| * radeonsi: always restore sampler states when unbinding sampler viewsMarek Olšák2016-12-141-3/+8
| * radeonsi: fix isolines tess factor writes to control ringNicolai Hähnle2016-12-141-4/+12
| * radeonsi: add a tess+GS hang workaround for VI dGPUsMarek Olšák2016-12-141-2/+10
| * radeonsi: apply a tessellation bug workaround for SIMarek Olšák2016-12-141-0/+6
| * radeonsi: apply a TC L1 write corruption workaround for SIMarek Olšák2016-12-141-11/+23
| * radeonsi: apply a multi-wave workgroup SPI bug workaround to affected CIK chipsMarek Olšák2016-12-144-4/+29
| * radeonsi: consolidate max-work-group-size computationMarek Olšák2016-12-141-24/+19
| * radeonsi: disable RB+ blend optimizations for dual source blendingMarek Olšák2016-12-141-0/+11
| * radeonsi: set CB_BLEND1_CONTROL.ENABLE for dual source blendingMarek Olšák2016-12-141-0/+4
| * radeonsi: always set all blend registersMarek Olšák2016-12-141-5/+5
* | Merge remote-tracking branch 'mesa/13.0' into nougat-x86Chih-Wei Huang2016-11-251-5/+8
|\ \ | |/
| * radeonsi: store group_size_variable in struct si_computeNicolai Hähnle2016-11-241-5/+8
* | Merge remote-tracking branch 'mesa/13.0' into nougat-x86Chih-Wei Huang2016-11-162-4/+37
|\ \ | |/
| * radeonsi: fix an assertion failure in si_decompress_sampler_color_texturesMarek Olšák2016-11-091-1/+3
| * radeonsi: fix BFE/BFI lowering for GLSL semanticsNicolai Hähnle2016-11-091-3/+34
* | gallium/radeon: define some prototypes of LLVMInitialize functionsChih-Wei Huang2016-11-011-8/+1
|/
* radeonsi: fix behavior of GLSL findLSB(0)Marek Olšák2016-11-011-4/+13
* radeonsi: set VGT_GS_ONCHIP_CNTL on CIK and laterMarek Olšák2016-11-011-0/+8
* radeonsi: fix 64-bit loads from LDSNicolai Hähnle2016-10-241-1/+1
* radeonsi: remove cb0_is_integer handlingMarek Olšák2016-10-193-13/+3
* radeonsi: rename prefixes from radeon to siMarek Olšák2016-10-184-157/+157
* radeonsi: merge radeon_llvm_context and si_shader_contextMarek Olšák2016-10-184-317/+290
* radeonsi: import all TGSI->LLVM code from gallium/radeonMarek Olšák2016-10-186-4/+1513
* radeonsi: move LLVM ALU codegen into radeonsiMarek Olšák2016-10-184-6/+1054
* radeonsi: unify the constant load pathsNicolai Hähnle2016-10-171-28/+11
* radeonsi: fix indirect loads of 64 bit constantsNicolai Hähnle2016-10-171-2/+2
* radeonsi: shorten "shader->selector" to "sel" in si_shader_createMarek Olšák2016-10-171-7/+8
* radeonsi: clear DB_RENDER_OVERRIDEMarek Olšák2016-10-171-3/+1
* radeonsi: adjust and clean up Z_ORDER and EXEC_ON_x settingsMarek Olšák2016-10-132-22/+32
* radeonsi: disable ReZMarek Olšák2016-10-131-7/+4
* radeonsi: implement TC-compatible HTILEMarek Olšák2016-10-135-10/+68
* radeonsi: fix regression in image atomicsNicolai Hähnle2016-10-131-1/+1
* radeonsi: fix the coordinate overloading of llvm.amdgcn.image.atomic.cmpswap.*Nicolai Hähnle2016-10-131-2/+7
* st/mesa: enable ARB_enhanced_layouts and turn the cap onNicolai Hähnle2016-10-121-1/+1
* gallium: add PIPE_CAP_TGSI_ARRAY_COMPONENTSNicolai Hähnle2016-10-121-0/+1
* radeonsi: Use the new image load/store intrinsic signaturesTom Stellard2016-10-121-14/+45
* radeonsi: Add function for converting LLVM type to intrinsic stringTom Stellard2016-10-121-10/+32
* radeonsi: Refactor image store/load intrinsic name creationTom Stellard2016-10-121-11/+18
* radeonsi: fix R600_DEBUG=precompile for shader-dbMarek Olšák2016-10-121-0/+6
* radeonsi: use TC write-back instead of full cache invalidationMarek Olšák2016-10-123-13/+7
* radeonsi: implement TC L2 write-back (flush) without cache invalidationMarek Olšák2016-10-122-28/+74
generated by cgit v1.1 at 2024-05-14 08:39:42 +0000