summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeonsi/si_shader.c
Commit message (Expand)AuthorAgeFilesLines
...
* radeonsi: mark descriptor loads as using dynamically uniform indicesNicolai Hähnle2016-05-051-5/+17
* radeonsi: emit s_waitcnt for shader memory barriers and volatileNicolai Hähnle2016-04-271-13/+23
* radeonsi: Implement ddx/ddy on VI using ds_bpermuteTom Stellard2016-04-221-12/+30
* radeonsi: Use llvm.amdgcn.mbcnt.* intrinsics instead of llvm.SI.tidTom Stellard2016-04-221-1/+16
* radeonsi: Set range metadata on calls to llvm.SI.tidTom Stellard2016-04-221-3/+26
* radeonsi: Create a helper function for computing the thread idTom Stellard2016-04-221-6/+11
* radeonsi: implement TGSI_SEMANTIC_HELPER_INVOCATIONNicolai Hähnle2016-04-211-0/+11
* gallium: use PIPE_SHADER_* everywhere, remove TGSI_PROCESSOR_*Marek Olšák2016-04-221-64/+64
* radeonsi: decrease GS copy shader user SGPRs to 2Marek Olšák2016-04-221-2/+2
* radeonsi: clean up shader resource limit definitionsMarek Olšák2016-04-221-3/+3
* radeonsi: move default tess level constant buffer to RW buffersMarek Olšák2016-04-221-0/+19
* radeonsi: move sample positions constant buffer to RW buffersMarek Olšák2016-04-221-2/+2
* radeonsi: move clip plane constant buffer to RW buffersMarek Olšák2016-04-221-2/+3
* radeonsi: rework polygon stippling to use constant buffer instead of textureMarek Olšák2016-04-221-38/+29
* radeonsi: rename and rearrange RW buffer slotsMarek Olšák2016-04-221-5/+8
* radeonsi: Add config parameter to si_shader_apply_scratch_relocs.Bas Nieuwenhuizen2016-04-211-1/+2
* radeonsi: Consider input SGPR count for compute shader SGPR count.Bas Nieuwenhuizen2016-04-191-1/+2
* radeonsi: set maximum work group size based on block sizeBas Nieuwenhuizen2016-04-191-0/+12
* radeonsi: implement shared atomicsBas Nieuwenhuizen2016-04-191-1/+76
* radeonsi: implement shared memory load/storeBas Nieuwenhuizen2016-04-191-2/+82
* radeonsi: add shared memoryBas Nieuwenhuizen2016-04-191-0/+27
* radeonsi: lower compute shader argumentsBas Nieuwenhuizen2016-04-191-0/+41
* radeonsi: don't overwrite the scratch offset in shader prologsMarek Olšák2016-04-141-3/+4
* radeonsi: fix SGPRS calculation once moreMarek Olšák2016-04-141-0/+11
* radeonsi: add shader buffer support to TGSI_OPCODE_RESQNicolai Hähnle2016-04-121-6/+11
* radeonsi: add shader buffer support to TGSI_OPCODE_STORENicolai Hähnle2016-04-121-18/+111
* radeonsi: add shader buffer support to TGSI_OPCODE_LOADNicolai Hähnle2016-04-121-19/+70
* radeonsi: add shader buffer support to TGSI_OPCODE_ATOM*Nicolai Hähnle2016-04-121-15/+46
* radeonsi: add offset parameter to buffer_append_argsNicolai Hähnle2016-04-121-5/+10
* radeonsi: adjust buffer_append_args to take a 128 bit resourceNicolai Hähnle2016-04-121-7/+23
* radeonsi: preload shader buffers in shadersNicolai Hähnle2016-04-121-0/+17
* radeonsi: implement set_shader_buffersNicolai Hähnle2016-04-121-1/+4
* radeonsi: disable aniso filtering for non-mipmap textures on SI-CIMarek Olšák2016-04-121-1/+35
* radeonsi: don't use the real barrier instruction in tess ctrl shadersMarek Olšák2016-04-071-0/+8
* radeonsi: use bounded indexing for samplersBas Nieuwenhuizen2016-04-051-1/+4
* radeonsi: use bounded indexing for constant buffersBas Nieuwenhuizen2016-04-051-2/+3
* radeonsi: use util_strchrnul() to fix android build errorMauro Rossi2016-04-011-1/+2
* tgsi: split tgsi_util_get_texture_coord_dim() function into twoBrian Paul2016-03-311-4/+3
* radeonsi: silence a coverity warningNicolai Hähnle2016-03-241-1/+1
* radeonsi: fix out-of-bounds indexing of shader imagesNicolai Hähnle2016-03-231-1/+43
* radeonsi: force the DCC enable bit off in image descriptors for writing (v2)Nicolai Hähnle2016-03-211-8/+49
* radeonsi: implement volatile memory accessNicolai Hähnle2016-03-211-0/+4
* radeonsi: implement coherent memory access (v2)Nicolai Hähnle2016-03-211-4/+13
* radeonsi: Lower TGSI_OPCODE_MEMBAR down to LLVM opNicolai Hähnle2016-03-211-0/+31
* radeonsi: Lower TGSI_OPCODE_ATOM* down to LLVM opNicolai Hähnle2016-03-211-8/+113
* radeonsi: Lower TGSI_OPCODE_STORE down to LLVM opNicolai Hähnle2016-03-211-3/+80
* radeonsi: Lower TGSI_OPCODE_LOAD down to LLVM op (v3)Nicolai Hähnle2016-03-211-0/+139
* radeonsi: extract the LLVM type name construction into its own functionNicolai Hähnle2016-03-211-7/+19
* radeonsi: Lower TGSI_OPCODE_RESQ down to LLVM opNicolai Hähnle2016-03-211-0/+129
* radeonsi: extract TXQ buffer size computation into its own functionNicolai Hähnle2016-03-211-20/+35