| Commit message (Collapse) | Author | Age | Files | Lines |
|
|
|
|
|
| |
Stops debug directory being created on non-ar builds.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
| |
Cause of bucket stop capture hang, as threads get stuck in level 1.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
|
|
| |
Work in progress (disabled).
USE_8x2_TILE_BACKEND define in knobs.h enables AVX512 code paths
(emulated on non-AVX512 HW).
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
| |
Also, tagging stats with draw id to correlate these events with
draw/dispatch events.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
|
| |
Fixes: b3bd8bb611bb465d2e5e ("swr: [rasterizer core] add support
for "RAW" surface format")
CovID: 1373647
Signed-off-by: Eric Engestrom <eric@engestrom.ch>
Reviewed-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
| |
Only stat and counter events are saved to the event files.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
| |
SwrStoreTiles now takes a mask of surfaces to store. Reduces
overhead when storing multiple render targets.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
| |
Add template for generating code to save events to a file.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
|
|
| |
Align and use streaming store instructions for BE fifo queues.
Provides slightly faster enqueue and doesn't pollute the caches.
Add appropriate memory fences to ensure streaming writes are
globally visible.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
|
|
|
| |
Create worker pool now computes number of worker threads based on
things like topologies, etc. and creates the pool but doesn't actually
launch the threads. Instead there is a separate start thread pool
function. This allows thread resources to be constructed first before
threads start.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
| |
Canonicalize to prevent unnecessary JIT compiles.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
| |
- Immediately sleep threads until thread data is initialized
- Fix some compile bugs with AR enabled
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
| |
- Move most jitter functionality into SwrJit namespace
- Avoid global "using namespace llvm" in headers
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
| |
Generalize compute dispatch mechanism to support other types of dispatches.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
| |
- Fix conflict between windows MemoryFence and llvm::sys::MemoryFence
- Declare gettid()
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
| |
Switch all RDTSC_START/STOP macros to use AR_BEGIN/END macros.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Statistics measurement system
|
|
|
|
|
|
|
| |
Only rasterize scissor edges if one or more scissor/viewport
rects are not hottile aligned.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
| |
Implement SCATTERPS as a dynamic loop based on mask set bits
instead of a static compile time loop.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
| |
Fixes upper left rule for scissors and viewport/scissor macrotile alignment.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
| |
Use dynamic memory allocation for per-thread data
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
|
| |
- use per-primitive viewports throughout the pipeline.
- track whether all available scissor rects are tile aligned.
Causes failures, so not taken into account when choosing rasterizer yet.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
|
|
|
|
| |
Add explicit rects for:
- SwrClearRenderTarget
- SwrDiscardRect
- SwrInvalidateTiles
- SwrStoreTiles
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
| |
Speeds up high geometry HPC workloads.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
|
|
|
| |
When viewport transform is disabled (ie. screen space coords are passed
in directly), the W component should be interpreted as RHW.
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|
|
|
|
| |
Signed-off-by: Tim Rowley <timothy.o.rowley@intel.com>
|