summaryrefslogtreecommitdiffstats
path: root/src/mesa
Commit message (Expand)AuthorAgeFilesLines
* i965: clean-up tex target switchesBrian Paul2009-08-261-2/+10
* glsl: asst. clean-ups in set_program_uniform()Brian Paul2009-08-261-14/+7
* i965: added texture unit sanity checkBrian Paul2009-08-261-0/+13
* i965: keep track of which texture units the fragment shader accessesBrian Paul2009-08-262-3/+18
* i965: clean up texture target switchesBrian Paul2009-08-261-2/+10
* mesa: var renaming, new assertionBrian Paul2009-08-261-4/+5
* mesa: additional instruction field size assertionsBrian Paul2009-08-261-0/+6
* Merge branch 'mesa_7_5_branch'Brian Paul2009-08-262-3/+8
|\
| * glsl: fix bug in sampler array indexingBrian Paul2009-08-261-3/+7
| * ARB prog: Set error instead of falling through with incorrect valueBrian Paul2009-08-241-0/+3
| * vbo: fix divide by zero exceptionBrian Paul2009-08-241-1/+1
| * glsl: Silence gcc uninitialized variable warning.Vinson Lee2009-08-241-1/+1
| * st/mesa: flush bitmap cache if Z value changesBrian Paul2009-08-211-5/+11
* | r600: fix two sided stencilAlex Deucher2009-08-261-14/+4
* | r600: add missing radeon_cs_space_set_flush callAlex Deucher2009-08-261-0/+3
* | r600: make reloc_chunk size dynamicAlex Deucher2009-08-262-5/+10
* | r600: fix memory leakAlex Deucher2009-08-261-1/+2
* | r300: r4xx and rs4xx also have lte discard regsAlex Deucher2009-08-261-1/+4
* | r600: Update vertex fetch shader if necessaryCooper Yuan2009-08-263-6/+19
* | radeon/r100/r200: actually init the OQ support properlyDave Airlie2009-08-263-0/+3
* | radeon/r200: OQ support for r200 in theory.Dave Airlie2009-08-263-0/+30
* | radeon: add r100 OQ support with kms.Dave Airlie2009-08-264-0/+33
* | mesa: validate shader before drawing (for debugging, disabled)Brian Paul2009-08-251-0/+10
* | glsl: update a texture/sampler commentBrian Paul2009-08-251-1/+1
* | glsl: implement shader sampler validationBrian Paul2009-08-252-11/+109
* | mesa: use gl_texture_index type for gl_program::SamplerTargetsBrian Paul2009-08-251-1/+1
* | i965: add some texture unit/target assertionsBrian Paul2009-08-252-0/+10
* | mesa: print some program fields in binary tooBrian Paul2009-08-251-2/+29
* | r200: Add scissor to state atom list.Pauli Nieminen2009-08-2610-78/+119
* | radeon/r600: Fix remaining warnings when building 64 bit binary.Pauli Nieminen2009-08-254-6/+9
* | r200: Addd missing parameter to debug output.Pauli Nieminen2009-08-251-1/+1
* | r200: Fix commit size prediction.Pauli Nieminen2009-08-251-1/+4
* | radeon: Fix all compiler warnings.Pauli Nieminen2009-08-2513-43/+31
* | mesa: remove -I$(TOP)/src/gallium/drivers from sources.makBrian Paul2009-08-251-1/+0
* | Revert "glapi: Fix a possible race in getting current context/dispatch."Brian Paul2009-08-253-41/+41
* | Revert "glx: Make drawables persistent untill they are changed by glXMakeCurr...Pauli Nieminen2009-08-251-80/+41
* | Merge branch 'master' of ssh://git.freedesktop.org/git/mesa/mesa into r600_st...Pauli Nieminen2009-08-2525-217/+293
|\ \
| * | r300: fix condition logicMaciej Cencora2009-08-251-1/+1
| * | r300: set proper CS section sizeMaciej Cencora2009-08-251-1/+1
| * | r300: add support for getting Z pipe info from drmAlex Deucher2009-08-245-16/+36
| * | r600: code cleanupAlex Deucher2009-08-245-108/+74
| * | radeon: fix fbo size calculation to after pitchDave Airlie2009-08-251-1/+2
| * | ARB prog: Set error instead of falling through with incorrect valueIan Romanick2009-08-241-0/+3
| * | vbo: fix divide by zero exceptionBrian Paul2009-08-241-1/+1
| * | glsl: Silence gcc uninitialized variable warning.Vinson Lee2009-08-241-1/+1
| * | st/mesa: flush bitmap cache if Z value changesBrian Paul2009-08-241-5/+11
| * | ARB prog parser: Regenerate parser from previous commitIan Romanick2009-08-241-6/+6
| * | ARB prog parser: use correct context limitsBrian Paul2009-08-241-6/+6
| * | r600: fix state emit sizesAlex Deucher2009-08-243-14/+75
| * | glapi: Fix a possible race in getting current context/dispatch.Chia-I Wu2009-08-243-41/+41
generated by cgit v1.1 at 2024-07-31 18:44:29 +0000