summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* spirv: Use a simpler and more correct implementaiton of tanh()Jason Ekstrand2016-12-151-9/+14
* compiler/glsl: fix precision problem of tanhHaixia Shi2016-12-151-2/+10
* anv/descriptor_set: Write the state offset in the surface state free list.Jason Ekstrand2016-12-151-0/+1
* anv/device: Implicitly unmap memory objects in FreeMemoryJason Ekstrand2016-12-151-0/+9
* anv/device: Return the right error for failed mapsJason Ekstrand2016-12-152-6/+9
* radeonsi: fix an off-by-one error in the bounds check for max_verticesNicolai Hähnle2016-12-151-1/+1
* radeonsi: do not kill GS with memory writesNicolai Hähnle2016-12-151-8/+22
* radeonsi: update all GSVS ring descriptors for new buffer allocationsNicolai Hähnle2016-12-151-1/+6
* i965/mt: Disable aux surfaces after making miptree shareableChad Versace2016-12-141-0/+2
* radv: add missing license file to radv_meta_bufimage.Dave Airlie2016-12-141-0/+27
* radeonsi: disable the constant engine (CE) on Carrizo and StoneyMarek Olšák2016-12-141-1/+4
* radeonsi: wait for outstanding LDS instructions in memory barriers if neededMarek Olšák2016-12-141-1/+17
* tgsi: fix the src type of TGSI_OPCODE_MEMBARMarek Olšák2016-12-141-0/+1
* radeonsi: wait for outstanding memory instructions in TCS barriersMarek Olšák2016-12-141-1/+5
* radeonsi: allow specifying simm16 of emit_waitcnt at call sitesMarek Olšák2016-12-141-5/+7
* radeonsi: fix incorrect FMASK checking in bind_sampler_statesMarek Olšák2016-12-141-4/+4
* radeonsi: always restore sampler states when unbinding sampler viewsMarek Olšák2016-12-141-3/+8
* cso: don't release sampler states that are boundMarek Olšák2016-12-141-1/+3
* radeonsi: fix isolines tess factor writes to control ringNicolai Hähnle2016-12-141-4/+12
* genxml/gen9: Change the default of MI_SEMAPHORE_WAIT::RegisterPoleModeJason Ekstrand2016-12-141-1/+1
* i965: Allocate at least some URB space even when max_vertices = 0.Kenneth Graunke2016-12-141-1/+7
* radv: fix another regression since shadow fixes.Dave Airlie2016-12-141-1/+1
* mesa: only verify that enabled arrays have backing buffersIlia Mirkin2016-12-141-1/+1
* vc4: In a loop break/continue, jump if everyone has taken the path.Eric Anholt2016-12-141-10/+17
* radeonsi: apply the double EVENT_WRITE_EOP workaround to VI as wellMarek Olšák2016-12-141-2/+4
* radeonsi: add a tess+GS hang workaround for VI dGPUsMarek Olšák2016-12-141-2/+10
* radeonsi: apply a tessellation bug workaround for SIMarek Olšák2016-12-141-0/+6
* radeonsi: apply a TC L1 write corruption workaround for SIMarek Olšák2016-12-141-11/+23
* radeonsi: apply a multi-wave workgroup SPI bug workaround to affected CIK chipsMarek Olšák2016-12-144-4/+29
* radeonsi: consolidate max-work-group-size computationMarek Olšák2016-12-141-24/+19
* radeonsi: disable RB+ blend optimizations for dual source blendingMarek Olšák2016-12-141-0/+11
* radeonsi: set CB_BLEND1_CONTROL.ENABLE for dual source blendingMarek Olšák2016-12-141-0/+4
* radeonsi: always set all blend registersMarek Olšák2016-12-141-5/+5
* mesa: fix active subroutine uniforms properlyTimothy Arceri2016-12-143-104/+10
* anv/cmd_buffer: Remove the 1-D case from the HiZ QPitch calculationJason Ekstrand2016-12-141-3/+6
* anv/image: Rename hiz_surface to aux_surfaceJason Ekstrand2016-12-143-17/+18
* radv: set maxFragmentDualSrcAttachments to 1Dave Airlie2016-12-141-1/+1
* anv: set maxFragmentDualSrcAttachments to 1Dave Airlie2016-12-141-1/+1
* vulkan/wsi: Fix resource leak in success path of wsi_queue_init()Gwan-gyeong Mun2016-12-141-0/+1
* anv: Update the teardown in reverse order of the anv_CreateDeviceGwan-gyeong Mun2016-12-141-9/+14
* anv: Add missing error-checking to anv_block_pool_init (v2)Gwan-gyeong Mun2016-12-142-8/+23
* radv: don't leak the fd if radv_physical_device_init() succeedsEmil Velikov2016-12-141-0/+1
* anv: don't leak memory if anv_init_wsi() failsEmil Velikov2016-12-141-2/+4
* anv: don't double-close the same fdEmil Velikov2016-12-141-2/+1
* anv/cmd_buffer: Re-emit MEDIA_CURBE_LOAD when CS push constants are dirtyJason Ekstrand2016-12-141-10/+13
* radv: fix 3D clears with baseMiplevelDave Airlie2016-11-281-1/+1
* radv/ac/llvm: shadow samplers only return one value.Dave Airlie2016-11-281-0/+2
* radv/si: fix optimal micro tile selectionDave Airlie2016-11-281-7/+7
* radv: honour the number of properties availableEmil Velikov2016-11-281-11/+7
* radv: fix texel fetch offset with 2d arrays.Dave Airlie2016-11-281-3/+4
generated by cgit v1.1 at 2024-12-22 17:17:12 +0000