summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/i965simple/brw_tex_layout.c
blob: 8c7725605bea896c3c5a453f6f70058b8d7fd971 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
/*
 Copyright (C) Intel Corp.  2006.  All Rights Reserved.
 Intel funded Tungsten Graphics (http://www.tungstengraphics.com) to
 develop this 3D driver.

 Permission is hereby granted, free of charge, to any person obtaining
 a copy of this software and associated documentation files (the
 "Software"), to deal in the Software without restriction, including
 without limitation the rights to use, copy, modify, merge, publish,
 distribute, sublicense, and/or sell copies of the Software, and to
 permit persons to whom the Software is furnished to do so, subject to
 the following conditions:

 The above copyright notice and this permission notice (including the
 next paragraph) shall be included in all copies or substantial
 portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
 IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE
 LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
 OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
 WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

 **********************************************************************/
 /*
  * Authors:
  *   Keith Whitwell <keith@tungstengraphics.com>
  */


/* Code to layout images in a mipmap tree for i965.
 */

#include "brw_tex_layout.h"

#include "pipe/p_state.h"
#include "pipe/p_context.h"
#include "pipe/p_defines.h"
#include "pipe/p_util.h"
#include "pipe/p_inlines.h"
#include "pipe/p_winsys.h"

#include "brw_context.h"

#define FILE_DEBUG_FLAG DEBUG_TEXTURE

#if 0
unsigned intel_compressed_alignment(unsigned internalFormat)
{
    unsigned alignment = 4;

    switch (internalFormat) {
    case GL_COMPRESSED_RGB_FXT1_3DFX:
    case GL_COMPRESSED_RGBA_FXT1_3DFX:
        alignment = 8;
        break;

    default:
        break;
    }

    return alignment;
}
#endif

static unsigned minify( unsigned d )
{
   return MAX2(1, d>>1);
}


static void intel_miptree_set_image_offset(struct brw_texture *tex,
                                           unsigned level,
                                           unsigned img,
                                           unsigned x, unsigned y)
{
   struct pipe_texture *pt = &tex->base;
   if (img == 0 && level == 0)
      assert(x == 0 && y == 0);
   assert(img < tex->nr_images[level]);

   tex->image_offset[level][img] = y * tex->stride + x * pt->block.size;
}

static void intel_miptree_set_level_info(struct brw_texture *tex,
                                         unsigned level,
                                         unsigned nr_images,
                                         unsigned x, unsigned y,
                                         unsigned w, unsigned h, unsigned d)
{
   struct pipe_texture *pt = &tex->base;

   assert(level < PIPE_MAX_TEXTURE_LEVELS);

   pt->width[level] = w;
   pt->height[level] = h;
   pt->depth[level] = d;
   
   pt->nblocksx[level] = pf_get_nblocksx(&pt->block, w);
   pt->nblocksy[level] = pf_get_nblocksy(&pt->block, h);

   tex->level_offset[level] = y * tex->stride + x * tex->base.block.size;
   tex->nr_images[level] = nr_images;

   /*
   DBG("%s level %d size: %d,%d,%d offset %d,%d (0x%x)\n", __FUNCTION__,
       level, w, h, d, x, y, tex->level_offset[level]);
   */

   /* Not sure when this would happen, but anyway: 
    */
   if (tex->image_offset[level]) {
      FREE(tex->image_offset[level]);
      tex->image_offset[level] = NULL;
   }

   assert(nr_images);
   assert(!tex->image_offset[level]);

   tex->image_offset[level] = (unsigned *) MALLOC(nr_images * sizeof(unsigned));
   tex->image_offset[level][0] = 0;
}

static void i945_miptree_layout_2d(struct brw_texture *tex)
{
   struct pipe_texture *pt = &tex->base;
   const int align_x = 2, align_y = 4;
   unsigned level;
   unsigned x = 0;
   unsigned y = 0;
   unsigned width = pt->width[0];
   unsigned height = pt->height[0];
   unsigned nblocksx = pt->nblocksx[0];
   unsigned nblocksy = pt->nblocksy[0];

   tex->stride = align(pt->nblocksx[0] * pt->block.size, 4);

   /* May need to adjust pitch to accomodate the placement of
    * the 2nd mipmap level.  This occurs when the alignment
    * constraints of mipmap placement push the right edge of the
    * 2nd mipmap level out past the width of its parent.
    */
   if (pt->last_level > 0) {
      unsigned mip1_nblocksx 
	 = align_int(pf_get_nblocksx(&pt->block, minify(width)), align_x)
         + pf_get_nblocksx(&pt->block, minify(minify(width)));

      if (mip1_nblocksx > nblocksx)
	 tex->stride = mip1_nblocksx * pt->block.size;
   }

   /* Pitch must be a whole number of dwords
    */
   tex->stride = align_int(tex->stride, 64);
   tex->total_nblocksy = 0;

   for (level = 0; level <= pt->last_level; level++) {
      intel_miptree_set_level_info(tex, level, 1, x, y, width,
				   height, 1);

      nblocksy = align_int(nblocksy, align_y);

      /* Because the images are packed better, the final offset
       * might not be the maximal one:
       */
      tex->total_nblocksy = MAX2(tex->total_nblocksy, y + nblocksy);

      /* Layout_below: step right after second mipmap level.
       */
      if (level == 1) {
	 x += align_int(nblocksx, align_x);
      }
      else {
	 y += nblocksy;
      }

      width  = minify(width);
      height = minify(height);
      nblocksx = pf_get_nblocksx(&pt->block, width);
      nblocksy = pf_get_nblocksy(&pt->block, height);
   }
}

static boolean brw_miptree_layout(struct brw_texture *tex)
{
   struct pipe_texture *pt = &tex->base;
   /* XXX: these vary depending on image format:
    */
/*    int align_w = 4; */

   switch (pt->target) {
   case PIPE_TEXTURE_CUBE:
   case PIPE_TEXTURE_3D: {
      unsigned width  = pt->width[0];
      unsigned height = pt->height[0];
      unsigned depth = pt->depth[0];
      unsigned nblocksx = pt->nblocksx[0];
      unsigned nblocksy = pt->nblocksy[0];
      unsigned pack_x_pitch, pack_x_nr;
      unsigned pack_y_pitch;
      unsigned level;
      unsigned align_h = 2;
      unsigned align_w = 4;

      tex->total_nblocksy = 0;

      tex->stride = align(pt->nblocksx[0], 4);
      pack_y_pitch = align(pt->nblocksy[0], align_h);

      pack_x_pitch = tex->stride / pt->block.size;
      pack_x_nr = 1;

      for (level = 0; level <= pt->last_level; level++) {
	 unsigned nr_images = pt->target == PIPE_TEXTURE_3D ? depth : 6;
	 int x = 0;
	 int y = 0;
	 uint q, j;

	 intel_miptree_set_level_info(tex, level, nr_images,
				      0, tex->total_nblocksy,
				      width, height, depth);

	 for (q = 0; q < nr_images;) {
	    for (j = 0; j < pack_x_nr && q < nr_images; j++, q++) {
	       intel_miptree_set_image_offset(tex, level, q, x, y);
	       x += pack_x_pitch;
	    }

	    x = 0;
	    y += pack_y_pitch;
	 }


	 tex->total_nblocksy += y;
	 width  = minify(width);
	 height = minify(height);
	 depth  = minify(depth);
         nblocksx = pf_get_nblocksx(&pt->block, width);
         nblocksy = pf_get_nblocksy(&pt->block, height);

         if (pt->compressed) {
            pack_y_pitch = (height + 3) / 4;

            if (pack_x_pitch > align(width, align_w)) {
               pack_x_pitch = align(width, align_w);
               pack_x_nr <<= 1;
            }
         } else {
            if (pack_x_pitch > 4) {
               pack_x_pitch >>= 1;
               pack_x_nr <<= 1;
               assert(pack_x_pitch * pack_x_nr * pt->block.size <= tex->stride);
            }

            if (pack_y_pitch > 2) {
               pack_y_pitch >>= 1;
               pack_y_pitch = align(pack_y_pitch, align_h);
            }
         }

      }
      break;
   }

   default:
      i945_miptree_layout_2d(tex);
      break;
   }
#if 0
   PRINT("%s: %dx%dx%d - sz 0x%x\n", __FUNCTION__,
       pt->pitch,
       pt->total_nblocksy,
       pt->block.size,
       pt->stride * pt->total_nblocksy );
#endif

   return TRUE;
}


static struct pipe_texture *
brw_texture_create_screen(struct pipe_screen *screen,
                          const struct pipe_texture *templat)
{
   struct pipe_winsys *ws = screen->winsys;
   struct brw_texture *tex = CALLOC_STRUCT(brw_texture);

   if (tex) {
      tex->base = *templat;
      tex->base.refcount = 1;

      tex->base.nblocksx[0] = pf_get_nblocksx(&tex->base.block, tex->base.width[0]);
      tex->base.nblocksy[0] = pf_get_nblocksy(&tex->base.block, tex->base.height[0]);
   
      if (brw_miptree_layout(tex))
	 tex->buffer = ws->buffer_create(ws, 64,
                                         PIPE_BUFFER_USAGE_PIXEL,
                                         tex->stride *
                                         tex->total_nblocksy);

      if (!tex->buffer) {
	 FREE(tex);
         return NULL;
      }
   }

   return &tex->base;
}


static void
brw_texture_release_screen(struct pipe_screen *screen,
                           struct pipe_texture **pt)
{
   if (!*pt)
      return;

   /*
   DBG("%s %p refcount will be %d\n",
       __FUNCTION__, (void *) *pt, (*pt)->refcount - 1);
   */
   if (--(*pt)->refcount <= 0) {
      struct pipe_winsys *ws = screen->winsys;
      struct brw_texture *tex = (struct brw_texture *)*pt;
      uint i;

      /*
      DBG("%s deleting %p\n", __FUNCTION__, (void *) tex);
      */

      pipe_buffer_reference(ws, &tex->buffer, NULL);

      for (i = 0; i < PIPE_MAX_TEXTURE_LEVELS; i++)
         if (tex->image_offset[i])
            free(tex->image_offset[i]);

      free(tex);
   }
   *pt = NULL;
}


static struct pipe_surface *
brw_get_tex_surface_screen(struct pipe_screen *screen,
                           struct pipe_texture *pt,
                           unsigned face, unsigned level, unsigned zslice)
{
   struct pipe_winsys *ws = screen->winsys;
   struct brw_texture *tex = (struct brw_texture *)pt;
   struct pipe_surface *ps;
   unsigned offset;  /* in bytes */

   offset = tex->level_offset[level];

   if (pt->target == PIPE_TEXTURE_CUBE) {
      offset += tex->image_offset[level][face];
   }
   else if (pt->target == PIPE_TEXTURE_3D) {
      offset += tex->image_offset[level][zslice];
   }
   else {
      assert(face == 0);
      assert(zslice == 0);
   }

   ps = ws->surface_alloc(ws);
   if (ps) {
      assert(ps->format);
      assert(ps->refcount);
      pipe_buffer_reference(ws, &ps->buffer, tex->buffer);
      ps->format = pt->format;
      ps->width = pt->width[level];
      ps->height = pt->height[level];
      ps->block = pt->block;
      ps->nblocksx = pt->nblocksx[level];
      ps->nblocksy = pt->nblocksy[level];
      ps->stride = tex->stride;
      ps->offset = offset;
   }
   return ps;
}


void
brw_init_texture_functions(struct brw_context *brw)
{
//   brw->pipe.texture_update = brw_texture_update;
}


void
brw_init_screen_texture_funcs(struct pipe_screen *screen)
{
   screen->texture_create  = brw_texture_create_screen;
   screen->texture_release = brw_texture_release_screen;
   screen->get_tex_surface = brw_get_tex_surface_screen;
}