summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon/AMDILVersion.td
blob: b8b02608d3b828b2c2e97a12fec00f608692b3f0 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
//===-- AMDILVersion.td - TODO: Add brief description -------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===--------------------------------------------------------------------===//
// Intrinsic operation support
//===--------------------------------------------------------------------===//
let TargetPrefix = "AMDIL", isTarget = 1 in {
def int_AMDIL_barrier   : GCCBuiltin<"barrier">,
        BinaryIntNoRetInt;
def int_AMDIL_barrier_global   : GCCBuiltin<"barrierGlobal">,
      BinaryIntNoRetInt;
def int_AMDIL_barrier_local   : GCCBuiltin<"barrierLocal">,
      BinaryIntNoRetInt;
def int_AMDIL_barrier_region   : GCCBuiltin<"barrierRegion">,
      BinaryIntNoRetInt;
def int_AMDIL_get_region_id : GCCBuiltin<"__amdil_get_region_id_int">,
    Intrinsic<[llvm_v4i32_ty], [], []>;
def int_AMDIL_get_region_local_id : GCCBuiltin<"__amdil_get_region_local_id_int">,
    Intrinsic<[llvm_v4i32_ty], [], []>;
def int_AMDIL_get_num_regions : GCCBuiltin<"__amdil_get_num_regions_int">,
    Intrinsic<[llvm_v4i32_ty], [], []>;
def int_AMDIL_get_region_size : GCCBuiltin<"__amdil_get_region_size_int">,
    Intrinsic<[llvm_v4i32_ty], [], []>;
}

let isCall=1, isNotDuplicable=1 in {
  let Predicates=[hasRegionAS] in {
def BARRIER_EGNI : BinaryOpNoRet<IL_OP_BARRIER, (outs),
      (ins GPRI32:$flag, GPRI32:$id),
      "fence_threads_memory_lds_gds_gws",
      [(int_AMDIL_barrier GPRI32:$flag, GPRI32:$id)]>;
}
let Predicates=[noRegionAS] in {
def BARRIER_7XX : BinaryOpNoRet<IL_OP_BARRIER, (outs),
      (ins GPRI32:$flag, GPRI32:$id),
      "fence_threads_memory_lds",
      [(int_AMDIL_barrier GPRI32:$flag, GPRI32:$id)]>;
}

def BARRIER_LOCAL : BinaryOpNoRet<IL_OP_BARRIER_LOCAL, (outs),
      (ins GPRI32:$flag, GPRI32:$id),
      "fence_threads_lds",
      [(int_AMDIL_barrier_local GPRI32:$flag, GPRI32:$id)]>;

def BARRIER_GLOBAL : BinaryOpNoRet<IL_OP_BARRIER_GLOBAL, (outs),
      (ins GPRI32:$flag, GPRI32:$id),
      "fence_threads_memory",
      [(int_AMDIL_barrier_global GPRI32:$flag, GPRI32:$id)]>;

def BARRIER_REGION : BinaryOpNoRet<IL_OP_BARRIER_REGION, (outs),
    (ins GPRI32:$flag, GPRI32:$id),
    "fence_threads_gds",
    [(int_AMDIL_barrier_region GPRI32:$flag, GPRI32:$id)]>;

def GET_REGION_ID : ILFormat<IL_OP_MOV, (outs GPRV4I32:$dst),
    (ins), !strconcat(IL_OP_MOV.Text, " $dst, r1022.xyz0"),
    [(set GPRV4I32:$dst, (int_AMDIL_get_region_id))]>;

def GET_REGION_LOCAL_ID : ILFormat<IL_OP_MOV, (outs GPRV4I32:$dst),
    (ins), !strconcat(IL_OP_MOV.Text, " $dst, r1022.xyz0"),
    [(set GPRV4I32:$dst, (int_AMDIL_get_region_local_id))]>;

def GET_REGION_SIZE : ILFormat<IL_OP_MOV, (outs GPRV4I32:$dst),
    (ins), !strconcat(IL_OP_MOV.Text, " $dst, cb0[10].xyz0"),
    [(set GPRV4I32:$dst, (int_AMDIL_get_region_size))]>;

def GET_NUM_REGIONS : ILFormat<IL_OP_MOV, (outs GPRV4I32:$dst),
    (ins), !strconcat(IL_OP_MOV.Text, " $dst, cb0[11].xyz0"),
    [(set GPRV4I32:$dst, (int_AMDIL_get_num_regions))]>;

}