summaryrefslogtreecommitdiffstats
path: root/src/mesa/main/nvfragprog.h
blob: 687ebb2a1cb751daa81883227f9b38f4455810ff (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
/* $Id: nvfragprog.h,v 1.1 2003/01/14 04:55:46 brianp Exp $ */

/*
 * Mesa 3-D graphics library
 * Version:  5.1
 *
 * Copyright (C) 1999-2003  Brian Paul   All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included
 * in all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * BRIAN PAUL BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
 * AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 */


/* Private vertex program types and constants only used by files
 * related to vertex programs.
 */


#ifndef NVFRAGPROG_H
#define NVFRAGPROG_H

#include "config.h"


/* Location of register sets within the whole register file */
#define FP_INPUT_REG_START  0
#define FP_INPUT_REG_END    (FP_INPUT_REG_START + MAX_NV_FRAGMENT_PROGRAM_INPUTS - 1)
#define FP_OUTPUT_REG_START (FP_INPUT_REG_END + 1)
#define FP_OUTPUT_REG_END   (FP_OUTPUT_REG_START + MAX_NV_FRAGMENT_PROGRAM_OUTPUTS - 1)
#define FP_TEMP_REG_START   (FP_OUTPUT_REG_END + 1)
#define FP_TEMP_REG_END     (FP_TEMP_REG_START + MAX_NV_FRAGMENT_PROGRAM_TEMPS - 1)
#define FP_PROG_REG_START   (FP_TEMP_REG_END + 1)
#define FP_PROG_REG_END     (FP_PROG_REG_START + MAX_NV_FRAGMENT_PROGRAM_PARAMS - 1)
#define FP_DUMMY_REG_START  (FP_PROG_REG_END + 1)
#define FP_DUMMY_REG_END    (FP_DUMMY_REG_START + MAX_NV_FRAGMENT_PROGRAM_WRITE_ONLYS - 1)



#define COND_GT  1  /* greater than zero */
#define COND_EQ  2  /* equal to zero */
#define COND_LT  3  /* less than zero */
#define COND_UN  4  /* unordered (NaN) */
#define COND_GE  5  /* greater then or equal to zero */
#define COND_LE  6  /* less then or equal to zero */
#define COND_NE  7  /* not equal to zero */
#define COND_TR  8  /* always true */
#define COND_FL  9  /* always false */


enum fp_opcode {
   FP_OPCODE_ADD = 1000,
   FP_OPCODE_COS,
   FP_OPCODE_DDX,
   FP_OPCODE_DDY,
   FP_OPCODE_DP3,
   FP_OPCODE_DP4,
   FP_OPCODE_DST,
   FP_OPCODE_EX2,
   FP_OPCODE_FLR,
   FP_OPCODE_FRC,
   FP_OPCODE_KIL,
   FP_OPCODE_LG2,
   FP_OPCODE_LIT,
   FP_OPCODE_LRP,
   FP_OPCODE_MAD,
   FP_OPCODE_MAX,
   FP_OPCODE_MIN,
   FP_OPCODE_MOV,
   FP_OPCODE_MUL,
   FP_OPCODE_PK2H,
   FP_OPCODE_PK2US,
   FP_OPCODE_PK4B,
   FP_OPCODE_PK4UB,
   FP_OPCODE_POW,
   FP_OPCODE_RCP,
   FP_OPCODE_RFL,
   FP_OPCODE_RSQ,
   FP_OPCODE_SEQ,
   FP_OPCODE_SFL,
   FP_OPCODE_SGE,
   FP_OPCODE_SGT,
   FP_OPCODE_SIN,
   FP_OPCODE_SLE,
   FP_OPCODE_SLT,
   FP_OPCODE_SNE,
   FP_OPCODE_STR,
   FP_OPCODE_SUB,
   FP_OPCODE_TEX,
   FP_OPCODE_TXC,
   FP_OPCODE_TXP,
   FP_OPCODE_UP2H,
   FP_OPCODE_UP2US,
   FP_OPCODE_UP4B,
   FP_OPCODE_UP4UB,
   FP_OPCODE_X2D,
   FP_OPCODE_END /* private opcode */
};


struct fp_src_register
{
   GLint RegType;  /* constant, param, temp or attribute register */
   GLint Register;    /* or the offset from the address register */
   GLuint Swizzle[4];
   GLboolean NegateBase; /* negate before absolute value? */
   GLboolean Abs;        /* take absolute value? */
   GLboolean NegateAbs;  /* negate after absolute value? */
};


/* Instruction destination register */
struct fp_dst_register
{
   GLint Register;
   GLboolean WriteMask[4];
   GLuint CondMask;
   GLuint CondSwizzle[4];
};


struct fp_instruction
{
   enum fp_opcode Opcode;
   struct fp_src_register SrcReg[3];
   struct fp_dst_register DstReg;
   GLboolean Saturate;
   GLboolean UpdateCondRegister;
   GLuint Precision;    /* SINGLE, HALF or FIXED */
   GLuint TexSrcUnit;   /* texture unit for TEX, TXD, TXP instructions */
   GLenum TexSrcTarget; /* texture target for TEX, TXD, TXP instructions */
};



#endif