summaryrefslogtreecommitdiffstats
path: root/media/libstagefright/codecs/on2/h264dec/omxdl/arm_neon/vc/m4p10/src_gcc/omxVCM4P10_InterpolateLuma_s.S
blob: 000fbebb1c11e709f7a99f89d1a2451a471abfed (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
/*
 * Copyright (C) 2007-2008 ARM Limited
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *      http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */
/*
 *
 */

    .eabi_attribute 24, 1
    .eabi_attribute 25, 1

    .arm
    .fpu neon
    .text

    .global omxVCM4P10_InterpolateLuma
    .func   omxVCM4P10_InterpolateLuma
omxVCM4P10_InterpolateLuma:
    PUSH     {r4-r12,lr}
    VPUSH    {d8-d15}
    SUB      sp,sp,#0x10
    LDR      r6,[sp,#0x78]
    LDR      r7,[sp,#0x7c]
    LDR      r5,[sp,#0x80]
    LDR      r4,[sp,#0x84]
    ADD      r6,r6,r7,LSL #2
    ADD      r11,sp,#0
    VMOV.I16 d31,#0x14
    VMOV.I16 d30,#0x5
L0x2c:
    STM      r11,{r0-r3}
    ADD      pc,pc,r6,LSL #2
    B        L0x3f0
    B        L0x78
    B        L0xa8
    B        L0xdc
    B        L0x100
    B        L0x134
    B        L0x168
    B        L0x1a8
    B        L0x1f0
    B        L0x234
    B        L0x258
    B        L0x2b0
    B        L0x2d8
    B        L0x330
    B        L0x364
    B        L0x3a8
    B        L0x3f0
L0x78:
    ADD      r12,r0,r1,LSL #1
    VLD1.8   {d9},[r0],r1
    VLD1.8   {d11},[r12],r1
    VLD1.8   {d10},[r0]
    VLD1.8   {d12},[r12]
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d9[0]},[r2],r3
    VST1.32  {d11[0]},[r12],r3
    VST1.32  {d10[0]},[r2]
    VST1.32  {d12[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0xa8:
    SUB      r0,r0,#2
    BL       armVCM4P10_InterpolateLuma_HalfHor4x4_unsafe
    VRHADD.U8 d22,d22,d14
    VRHADD.U8 d26,d26,d18
    VRHADD.U8 d24,d24,d16
    VRHADD.U8 d28,d28,d20
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d22[0]},[r2],r3
    VST1.32  {d26[0]},[r12],r3
    VST1.32  {d24[0]},[r2]
    VST1.32  {d28[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0xdc:
    SUB      r0,r0,#2
    BL       armVCM4P10_InterpolateLuma_HalfHor4x4_unsafe
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d22[0]},[r2],r3
    VST1.32  {d26[0]},[r12],r3
    VST1.32  {d24[0]},[r2]
    VST1.32  {d28[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x100:
    SUB      r0,r0,#2
    BL       armVCM4P10_InterpolateLuma_HalfHor4x4_unsafe
    VRHADD.U8 d22,d22,d15
    VRHADD.U8 d26,d26,d19
    VRHADD.U8 d24,d24,d17
    VRHADD.U8 d28,d28,d21
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d22[0]},[r2],r3
    VST1.32  {d26[0]},[r12],r3
    VST1.32  {d24[0]},[r2]
    VST1.32  {d28[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x134:
    SUB      r0,r0,r1,LSL #1
    BL       armVCM4P10_InterpolateLuma_HalfVer4x4_unsafe
    VRHADD.U8 d0,d0,d9
    VRHADD.U8 d4,d4,d11
    VRHADD.U8 d2,d2,d10
    VRHADD.U8 d6,d6,d12
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d0[0]},[r2],r3
    VST1.32  {d4[0]},[r12],r3
    VST1.32  {d2[0]},[r2]
    VST1.32  {d6[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x168:
    MOV      r8,r0
    SUB      r0,r0,r1,LSL #1
    BL       armVCM4P10_InterpolateLuma_HalfVer4x4_unsafe
    SUB      r0,r8,#2
    BL       armVCM4P10_InterpolateLuma_HalfHor4x4_unsafe
    VRHADD.U8 d22,d22,d0
    VRHADD.U8 d26,d26,d4
    VRHADD.U8 d24,d24,d2
    VRHADD.U8 d28,d28,d6
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d22[0]},[r2],r3
    VST1.32  {d26[0]},[r12],r3
    VST1.32  {d24[0]},[r2]
    VST1.32  {d28[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x1a8:
    SUB      r0,r0,r1,LSL #1
    SUB      r0,r0,#2
    BL       armVCM4P10_InterpolateLuma_HalfDiagHorVer4x4_unsafe
    VQRSHRUN.S16 d14,q7,#5
    VQRSHRUN.S16 d16,q8,#5
    VQRSHRUN.S16 d18,q9,#5
    VQRSHRUN.S16 d20,q10,#5
    VRHADD.U8 d0,d0,d14
    VRHADD.U8 d4,d4,d18
    VRHADD.U8 d2,d2,d16
    VRHADD.U8 d6,d6,d20
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d0[0]},[r2],r3
    VST1.32  {d4[0]},[r12],r3
    VST1.32  {d2[0]},[r2]
    VST1.32  {d6[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x1f0:
    MOV      r8,r0
    ADD      r0,r0,#1
    SUB      r0,r0,r1,LSL #1
    BL       armVCM4P10_InterpolateLuma_HalfVer4x4_unsafe
    SUB      r0,r8,#2
    BL       armVCM4P10_InterpolateLuma_HalfHor4x4_unsafe
    VRHADD.U8 d22,d22,d0
    VRHADD.U8 d26,d26,d4
    VRHADD.U8 d24,d24,d2
    VRHADD.U8 d28,d28,d6
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d22[0]},[r2],r3
    VST1.32  {d26[0]},[r12],r3
    VST1.32  {d24[0]},[r2]
    VST1.32  {d28[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x234:
    SUB      r0,r0,r1,LSL #1
    BL       armVCM4P10_InterpolateLuma_HalfVer4x4_unsafe
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d0[0]},[r2],r3
    VST1.32  {d4[0]},[r12],r3
    VST1.32  {d2[0]},[r2]
    VST1.32  {d6[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x258:
    SUB      r0,r0,r1,LSL #1
    SUB      r0,r0,#2
    BL       armVCM4P10_InterpolateLuma_HalfDiagVerHor4x4_unsafe
    VEXT.8   d18,d18,d19,#4
    VEXT.8   d20,d20,d21,#4
    VEXT.8   d22,d22,d23,#4
    VEXT.8   d24,d24,d25,#4
    VQRSHRUN.S16 d14,q9,#5
    VQRSHRUN.S16 d16,q10,#5
    VQRSHRUN.S16 d18,q11,#5
    VQRSHRUN.S16 d20,q12,#5
    VRHADD.U8 d0,d0,d14
    VRHADD.U8 d4,d4,d18
    VRHADD.U8 d2,d2,d16
    VRHADD.U8 d6,d6,d20
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d0[0]},[r2],r3
    VST1.32  {d4[0]},[r12],r3
    VST1.32  {d2[0]},[r2]
    VST1.32  {d6[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x2b0:
    SUB      r0,r0,r1,LSL #1
    SUB      r0,r0,#2
    BL       armVCM4P10_InterpolateLuma_HalfDiagHorVer4x4_unsafe
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d0[0]},[r2],r3
    VST1.32  {d4[0]},[r12],r3
    VST1.32  {d2[0]},[r2]
    VST1.32  {d6[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x2d8:
    SUB      r0,r0,r1,LSL #1
    SUB      r0,r0,#2
    BL       armVCM4P10_InterpolateLuma_HalfDiagVerHor4x4_unsafe
    VEXT.8   d18,d18,d19,#6
    VEXT.8   d20,d20,d21,#6
    VEXT.8   d22,d22,d23,#6
    VEXT.8   d24,d24,d25,#6
    VQRSHRUN.S16 d14,q9,#5
    VQRSHRUN.S16 d16,q10,#5
    VQRSHRUN.S16 d18,q11,#5
    VQRSHRUN.S16 d20,q12,#5
    VRHADD.U8 d0,d0,d14
    VRHADD.U8 d4,d4,d18
    VRHADD.U8 d2,d2,d16
    VRHADD.U8 d6,d6,d20
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d0[0]},[r2],r3
    VST1.32  {d4[0]},[r12],r3
    VST1.32  {d2[0]},[r2]
    VST1.32  {d6[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x330:
    SUB      r0,r0,r1,LSL #1
    BL       armVCM4P10_InterpolateLuma_HalfVer4x4_unsafe
    VRHADD.U8 d0,d0,d10
    VRHADD.U8 d4,d4,d12
    VRHADD.U8 d2,d2,d11
    VRHADD.U8 d6,d6,d13
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d0[0]},[r2],r3
    VST1.32  {d4[0]},[r12],r3
    VST1.32  {d2[0]},[r2]
    VST1.32  {d6[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x364:
    MOV      r8,r0
    SUB      r0,r0,r1,LSL #1
    BL       armVCM4P10_InterpolateLuma_HalfVer4x4_unsafe
    ADD      r0,r8,r1
    SUB      r0,r0,#2
    BL       armVCM4P10_InterpolateLuma_HalfHor4x4_unsafe
    VRHADD.U8 d22,d22,d0
    VRHADD.U8 d26,d26,d4
    VRHADD.U8 d24,d24,d2
    VRHADD.U8 d28,d28,d6
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d22[0]},[r2],r3
    VST1.32  {d26[0]},[r12],r3
    VST1.32  {d24[0]},[r2]
    VST1.32  {d28[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x3a8:
    SUB      r0,r0,r1,LSL #1
    SUB      r0,r0,#2
    BL       armVCM4P10_InterpolateLuma_HalfDiagHorVer4x4_unsafe
    VQRSHRUN.S16 d14,q8,#5
    VQRSHRUN.S16 d16,q9,#5
    VQRSHRUN.S16 d18,q10,#5
    VQRSHRUN.S16 d20,q11,#5
    VRHADD.U8 d0,d0,d14
    VRHADD.U8 d4,d4,d18
    VRHADD.U8 d2,d2,d16
    VRHADD.U8 d6,d6,d20
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d0[0]},[r2],r3
    VST1.32  {d4[0]},[r12],r3
    VST1.32  {d2[0]},[r2]
    VST1.32  {d6[0]},[r12]
    ADD      r11,sp,#0
    B        L0x434
L0x3f0:
    MOV      r8,r0
    ADD      r0,r0,#1
    SUB      r0,r0,r1,LSL #1
    BL       armVCM4P10_InterpolateLuma_HalfVer4x4_unsafe
    ADD      r0,r8,r1
    SUB      r0,r0,#2
    BL       armVCM4P10_InterpolateLuma_HalfHor4x4_unsafe
    VRHADD.U8 d22,d22,d0
    VRHADD.U8 d26,d26,d4
    VRHADD.U8 d24,d24,d2
    VRHADD.U8 d28,d28,d6
    ADD      r12,r2,r3,LSL #1
    VST1.32  {d22[0]},[r2],r3
    VST1.32  {d26[0]},[r12],r3
    VST1.32  {d24[0]},[r2]
    VST1.32  {d28[0]},[r12]
    ADD      r11,sp,#0
L0x434:
    LDM      r11,{r0-r3}
    SUBS     r5,r5,#4
    ADD      r0,r0,#4
    ADD      r2,r2,#4
    BGT      L0x2c
    SUBS     r4,r4,#4
    LDR      r5,[sp,#0x80]
    ADD      r11,sp,#0
    ADD      r0,r0,r1,LSL #2
    ADD      r2,r2,r3,LSL #2
    SUB      r0,r0,r5
    SUB      r2,r2,r5
    BGT      L0x2c
    MOV      r0,#0
    ADD      sp,sp,#0x10
    VPOP     {d8-d15}
    POP      {r4-r12,pc}
    .endfunc

    .end