aboutsummaryrefslogtreecommitdiffstats
path: root/arch/arm/mach-exynos/mach-armlex4210.c
diff options
context:
space:
mode:
authorKukjin Kim <kgene.kim@samsung.com>2011-12-27 08:18:36 +0100
committerRussell King <rmk+kernel@arm.linux.org.uk>2012-01-03 10:25:04 +0000
commitcc511b8d84d88ab788cddbfe8d21485b1c387493 (patch)
tree982ddc62c44ad8c2bd2bd43fd87d0b5c61c61201 /arch/arm/mach-exynos/mach-armlex4210.c
parent3fa754c298b7e6fcbdbe615d6b609117fa7e0de9 (diff)
downloadkernel_goldelico_gta04-cc511b8d84d88ab788cddbfe8d21485b1c387493.zip
kernel_goldelico_gta04-cc511b8d84d88ab788cddbfe8d21485b1c387493.tar.gz
kernel_goldelico_gta04-cc511b8d84d88ab788cddbfe8d21485b1c387493.tar.bz2
ARM: 7257/1: EXYNOS: introduce arch/arm/mach-exynos/common.[ch]
This patch introduces common.[ch] which are used only in the arch/arm/mach-exynos/ directory. The common.c file merges the cpu.c, init.c, irq-combiner.c and irq-eint.c files which are used commonly on EXYNOS SoCs and the common.h file replaces with plat/exynos4.h file. Cc: Ben Dooks <ben-linux@fluff.org> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
Diffstat (limited to 'arch/arm/mach-exynos/mach-armlex4210.c')
-rw-r--r--arch/arm/mach-exynos/mach-armlex4210.c5
1 files changed, 3 insertions, 2 deletions
diff --git a/arch/arm/mach-exynos/mach-armlex4210.c b/arch/arm/mach-exynos/mach-armlex4210.c
index f0ca6c1..eeba808 100644
--- a/arch/arm/mach-exynos/mach-armlex4210.c
+++ b/arch/arm/mach-exynos/mach-armlex4210.c
@@ -20,7 +20,6 @@
#include <plat/cpu.h>
#include <plat/devs.h>
-#include <plat/exynos4.h>
#include <plat/gpio-cfg.h>
#include <plat/regs-serial.h>
#include <plat/regs-srom.h>
@@ -28,6 +27,8 @@
#include <mach/map.h>
+#include "common.h"
+
/* Following are default values for UCON, ULCON and UFCON UART registers */
#define ARMLEX4210_UCON_DEFAULT (S3C2410_UCON_TXILEVEL | \
S3C2410_UCON_RXILEVEL | \
@@ -187,7 +188,7 @@ static void __init armlex4210_smsc911x_init(void)
static void __init armlex4210_map_io(void)
{
- s5p_init_io(NULL, 0, S5P_VA_CHIPID);
+ exynos_init_io(NULL, 0);
s3c24xx_init_clocks(24000000);
s3c24xx_init_uarts(armlex4210_uartcfgs,
ARRAY_SIZE(armlex4210_uartcfgs));