diff options
| author | Ezequiel Garcia <ezequiel.garcia@free-electrons.com> | 2013-02-06 10:06:21 -0300 |
|---|---|---|
| committer | Arnd Bergmann <arnd@arndb.de> | 2013-02-28 18:57:14 +0100 |
| commit | d5dc035eaa967cded8a295d4b07b7eb944c9044a (patch) | |
| tree | 3fdc9244ced4404415f9346c43ec5f03d7ca0555 /arch/arm | |
| parent | 37dd39513c33d518ccd8ea39ebe43d0f117590da (diff) | |
| download | kernel_goldelico_gta04-d5dc035eaa967cded8a295d4b07b7eb944c9044a.zip kernel_goldelico_gta04-d5dc035eaa967cded8a295d4b07b7eb944c9044a.tar.gz kernel_goldelico_gta04-d5dc035eaa967cded8a295d4b07b7eb944c9044a.tar.bz2 | |
arm: mvebu: Add support for SPI controller in Armada 370/XP
The Armada 370 and Armada XP SoC has an SPI controller.
This patch adds support for this controller in Armada 370
and Armada XP SoC common device tree files.
Note that the Armada XP SPI register length is 0x50 bytes,
while Armada 370 SPI register length is 0x28 bytes,
so we choose the smaller of the two.
Cc: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Cc: Lior Amsalem <alior@marvell.com>
Acked-by: Gregory Clement <gregory.clement@free-electrons.com>
Signed-off-by: Ezequiel Garcia <ezequiel.garcia@free-electrons.com>
Signed-off-by: Jason Cooper <jason@lakedaemon.net>
Diffstat (limited to 'arch/arm')
| -rw-r--r-- | arch/arm/boot/dts/armada-370-xp.dtsi | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/arch/arm/boot/dts/armada-370-xp.dtsi b/arch/arm/boot/dts/armada-370-xp.dtsi index cb434b2..6f1acc7 100644 --- a/arch/arm/boot/dts/armada-370-xp.dtsi +++ b/arch/arm/boot/dts/armada-370-xp.dtsi @@ -161,6 +161,27 @@ status = "disabled"; }; + spi0: spi@d0010600 { + compatible = "marvell,orion-spi"; + reg = <0xd0010600 0x28>; + #address-cells = <1>; + #size-cells = <0>; + cell-index = <0>; + interrupts = <30>; + clocks = <&coreclk 0>; + status = "disabled"; + }; + + spi1: spi@d0010680 { + compatible = "marvell,orion-spi"; + reg = <0xd0010680 0x28>; + #address-cells = <1>; + #size-cells = <0>; + cell-index = <1>; + interrupts = <92>; + clocks = <&coreclk 0>; + status = "disabled"; + }; }; }; |