diff options
| author | Myron Stowe <mstowe@redhat.com> | 2011-10-28 15:48:38 -0600 |
|---|---|---|
| committer | Jesse Barnes <jbarnes@virtuousgeek.org> | 2012-01-06 12:10:42 -0800 |
| commit | 96c5590058d7fded14f43af2ab521436cecf3125 (patch) | |
| tree | 673577f86b1ee8886c27cc86333fdfdc6cc783ac /arch/h8300 | |
| parent | 9cdce18d6f0baae53f012fb3f50e66e7ff24c509 (diff) | |
| download | kernel_goldelico_gta04-96c5590058d7fded14f43af2ab521436cecf3125.zip kernel_goldelico_gta04-96c5590058d7fded14f43af2ab521436cecf3125.tar.gz kernel_goldelico_gta04-96c5590058d7fded14f43af2ab521436cecf3125.tar.bz2 | |
PCI: Pull PCI 'latency timer' setup up into the core
The 'latency timer' of PCI devices, both Type 0 and Type 1,
is setup in architecture-specific code [see: 'pcibios_set_master()'].
There are two approaches being taken by all the architectures - check
if the 'latency timer' is currently set between 16 and 255 and if not
bring it within bounds, or, do nothing (and then there is the
gratuitously different PA-RISC implementation).
There is nothing architecture-specific about PCI's 'latency timer' so
this patch pulls its setup functionality up into the PCI core by
creating a generic 'pcibios_set_master()' function using the '__weak'
attribute which can be used by all architectures as a default which,
if necessary, can then be over-ridden by architecture-specific code.
No functional change.
Signed-off-by: Myron Stowe <myron.stowe@redhat.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Diffstat (limited to 'arch/h8300')
| -rw-r--r-- | arch/h8300/include/asm/pci.h | 5 |
1 files changed, 0 insertions, 5 deletions
diff --git a/arch/h8300/include/asm/pci.h b/arch/h8300/include/asm/pci.h index cc97620..0b2acaa 100644 --- a/arch/h8300/include/asm/pci.h +++ b/arch/h8300/include/asm/pci.h @@ -9,11 +9,6 @@ #define pcibios_assign_all_busses() 0 -static inline void pcibios_set_master(struct pci_dev *dev) -{ - /* No special bus mastering setup handling */ -} - static inline void pcibios_penalize_isa_irq(int irq, int active) { /* We don't do dynamic PCI IRQ allocation */ |