aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/pci/probe.c
diff options
context:
space:
mode:
authorYu Zhao <yu.zhao@intel.com>2008-11-22 02:40:40 +0800
committerJesse Barnes <jbarnes@virtuousgeek.org>2009-01-07 11:13:02 -0800
commit0b400c7ed4d027e02f6231afa39852a2d48e6f25 (patch)
tree976e87d95aefac36b14c8407ff3ba9aa34f0cd03 /drivers/pci/probe.c
parentbc5f5a8277cb353161454b6704b3186ebcf3a2a3 (diff)
downloadkernel_goldelico_gta04-0b400c7ed4d027e02f6231afa39852a2d48e6f25.zip
kernel_goldelico_gta04-0b400c7ed4d027e02f6231afa39852a2d48e6f25.tar.gz
kernel_goldelico_gta04-0b400c7ed4d027e02f6231afa39852a2d48e6f25.tar.bz2
PCI: export __pci_read_base()
Export __pci_read_base() so it can be used by whole PCI subsystem. Signed-off-by: Yu Zhao <yu.zhao@intel.com> Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
Diffstat (limited to 'drivers/pci/probe.c')
-rw-r--r--drivers/pci/probe.c20
1 files changed, 9 insertions, 11 deletions
diff --git a/drivers/pci/probe.c b/drivers/pci/probe.c
index e1cf5d5..5372d36 100644
--- a/drivers/pci/probe.c
+++ b/drivers/pci/probe.c
@@ -135,13 +135,6 @@ static u64 pci_size(u64 base, u64 maxbase, u64 mask)
return size;
}
-enum pci_bar_type {
- pci_bar_unknown, /* Standard PCI BAR probe */
- pci_bar_io, /* An io port BAR */
- pci_bar_mem32, /* A 32-bit memory BAR */
- pci_bar_mem64, /* A 64-bit memory BAR */
-};
-
static inline enum pci_bar_type decode_bar(struct resource *res, u32 bar)
{
if ((bar & PCI_BASE_ADDRESS_SPACE) == PCI_BASE_ADDRESS_SPACE_IO) {
@@ -156,11 +149,16 @@ static inline enum pci_bar_type decode_bar(struct resource *res, u32 bar)
return pci_bar_mem32;
}
-/*
- * If the type is not unknown, we assume that the lowest bit is 'enable'.
- * Returns 1 if the BAR was 64-bit and 0 if it was 32-bit.
+/**
+ * pci_read_base - read a PCI BAR
+ * @dev: the PCI device
+ * @type: type of the BAR
+ * @res: resource buffer to be filled in
+ * @pos: BAR position in the config space
+ *
+ * Returns 1 if the BAR is 64-bit, or 0 if 32-bit.
*/
-static int __pci_read_base(struct pci_dev *dev, enum pci_bar_type type,
+int __pci_read_base(struct pci_dev *dev, enum pci_bar_type type,
struct resource *res, unsigned int pos)
{
u32 l, sz, mask;