diff options
| author | Michal Simek <monstr@monstr.eu> | 2009-08-21 13:47:09 +0200 |
|---|---|---|
| committer | Michal Simek <monstr@monstr.eu> | 2009-12-14 08:45:01 +0100 |
| commit | f99ec58b6aec8c85e8b3e7224cc8b602723ba294 (patch) | |
| tree | dec1dec2a473ace10d63ac7738b6b7ed0c708c0e /arch/microblaze | |
| parent | 27d2a3ee5e9874e400b59d802405b58b65a8a723 (diff) | |
| download | kernel_samsung_aries-f99ec58b6aec8c85e8b3e7224cc8b602723ba294.zip kernel_samsung_aries-f99ec58b6aec8c85e8b3e7224cc8b602723ba294.tar.gz kernel_samsung_aries-f99ec58b6aec8c85e8b3e7224cc8b602723ba294.tar.bz2 | |
microblaze: Update default generic DTS
It is generated with longer compatible list
Signed-off-by: Michal Simek <monstr@monstr.eu>
Diffstat (limited to 'arch/microblaze')
| -rw-r--r-- | arch/microblaze/platform/generic/system.dts | 10 |
1 files changed, 7 insertions, 3 deletions
diff --git a/arch/microblaze/platform/generic/system.dts b/arch/microblaze/platform/generic/system.dts index e00da89..2d5c417 100644 --- a/arch/microblaze/platform/generic/system.dts +++ b/arch/microblaze/platform/generic/system.dts @@ -38,6 +38,10 @@ device_type = "memory"; reg = < 0x90000000 0x10000000 >; } ; + aliases { + ethernet0 = &Hard_Ethernet_MAC; + serial0 = &RS232_Uart_1; + } ; chosen { bootargs = "console=ttyUL0,115200 highres=on"; linux,stdout-path = "/plb@0/serial@84000000"; @@ -128,7 +132,7 @@ mb_plb: plb@0 { #address-cells = <1>; #size-cells = <1>; - compatible = "xlnx,plb-v46-1.03.a", "simple-bus"; + compatible = "xlnx,plb-v46-1.03.a", "xlnx,plb-v46-1.00.a", "simple-bus"; ranges ; FLASH: flash@a0000000 { bank-width = <2>; @@ -215,12 +219,12 @@ #size-cells = <1>; compatible = "xlnx,compound"; ethernet@81c00000 { - compatible = "xlnx,xps-ll-temac-1.01.b"; + compatible = "xlnx,xps-ll-temac-1.01.b", "xlnx,xps-ll-temac-1.00.a"; device_type = "network"; interrupt-parent = <&xps_intc_0>; interrupts = < 5 2 >; llink-connected = <&PIM3>; - local-mac-address = [ 02 00 00 00 00 00 ]; + local-mac-address = [ 00 0a 35 00 00 00 ]; reg = < 0x81c00000 0x40 >; xlnx,bus2core-clk-ratio = <0x1>; xlnx,phy-type = <0x1>; |