| Commit message (Expand) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | [MIPS] MIPS32/MIPS64 secondary cache management | Chris Dearman | 2006-06-29 | 1 | -0/+1 |
| * | [MIPS] Kill tlb-andes.c. | Thiemo Seufer | 2006-03-21 | 1 | -1/+1 |
| * | Fixup a few lose ends in explicit support for MIPS R1/R2. | Ralf Baechle | 2005-10-29 | 1 | -2/+2 |
| * | Use R4000 TLB routines for SB1 also. | Ralf Baechle | 2005-10-29 | 1 | -1/+1 |
| * | Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1. | Ralf Baechle | 2005-10-29 | 1 | -2/+2 |
| * | [PATCH] mips: clean up 32/64-bit configuration | Ralf Baechle | 2005-09-05 | 1 | -2/+2 |
| * | Linux-2.6.12-rc2 | Linus Torvalds | 2005-04-16 | 1 | -0/+44 |
 |
index : kernel_samsung_crespo.git | |
| kernel/samsung/crespo | git repository hosting |
| aboutsummaryrefslogtreecommitdiffstats |