diff options
| author | Greg Ungerer <gerg@uclinux.org> | 2009-05-22 14:16:39 +1000 |
|---|---|---|
| committer | Greg Ungerer <gerg@uclinux.org> | 2009-09-16 09:43:53 +1000 |
| commit | da3601a5fa664c8d51383fe916d96bd4fbce84b8 (patch) | |
| tree | 83ee5d4e283cfdd11e83bdb7c739b5ccbeb9264a /arch/m68k | |
| parent | 3945ca0f84fee3fe564189fe8cf8f02491d19622 (diff) | |
| download | kernel_samsung_smdk4412-da3601a5fa664c8d51383fe916d96bd4fbce84b8.zip kernel_samsung_smdk4412-da3601a5fa664c8d51383fe916d96bd4fbce84b8.tar.gz kernel_samsung_smdk4412-da3601a5fa664c8d51383fe916d96bd4fbce84b8.tar.bz2 | |
m68knommu: add support for second interrupt controller of ColdFire 5249
The ColdFire 5249 CPU has a second (compleletly different) interrupt
controller. It is the only ColdFire CPU that has this type. It controlls
GPIO interrupts amongst a number of interrupts from other internal
peripherals. Add support code for it.
Signed-off-by: Greg Ungerer <gerg@uclinux.org>
Diffstat (limited to 'arch/m68k')
| -rw-r--r-- | arch/m68k/include/asm/m5249sim.h | 20 |
1 files changed, 18 insertions, 2 deletions
diff --git a/arch/m68k/include/asm/m5249sim.h b/arch/m68k/include/asm/m5249sim.h index 8d76a19..14bce87 100644 --- a/arch/m68k/include/asm/m5249sim.h +++ b/arch/m68k/include/asm/m5249sim.h @@ -107,6 +107,22 @@ #define MCFSIM2_IDECONFIG2 0x190 /* IDEconfig2 */ /* + * Define the base interrupt for the second interrupt controller. + * We set it to 128, out of the way of the base interrupts, and plenty + * of room for its 64 interrupts. + */ +#define MCFINTC2_VECBASE 128 + +#define MCFINTC2_GPIOIRQ0 (MCFINTC2_VECBASE + 32) +#define MCFINTC2_GPIOIRQ1 (MCFINTC2_VECBASE + 33) +#define MCFINTC2_GPIOIRQ2 (MCFINTC2_VECBASE + 34) +#define MCFINTC2_GPIOIRQ3 (MCFINTC2_VECBASE + 35) +#define MCFINTC2_GPIOIRQ4 (MCFINTC2_VECBASE + 36) +#define MCFINTC2_GPIOIRQ5 (MCFINTC2_VECBASE + 37) +#define MCFINTC2_GPIOIRQ6 (MCFINTC2_VECBASE + 38) +#define MCFINTC2_GPIOIRQ7 (MCFINTC2_VECBASE + 39) + +/* * Generic GPIO support */ #define MCFGPIO_PIN_MAX 64 @@ -135,9 +151,9 @@ subql #1,%a1 /* get MBAR2 address in a1 */ /* - * Move secondary interrupts to base at 128. + * Move secondary interrupts to their base (128). */ - moveb #0x80,%d0 + moveb #MCFINTC2_VECBASE,%d0 moveb %d0,0x16b(%a1) /* interrupt base register */ /* |