aboutsummaryrefslogtreecommitdiffstats
path: root/arch/mips/mm
Commit message (Expand)AuthorAgeFilesLines
* [PATCH] mm: init_mm without ptlockHugh Dickins2005-10-291-3/+1
* SB1 cache exception handling.Andrew Isaacson2005-10-292-8/+51
* Add support for SB1A CPU.Andrew Isaacson2005-10-291-0/+1
* Fix zero length sys_cacheflushAtsushi Nemoto2005-10-291-0/+2
* Rename page argument of flush_cache_page to something more descriptive.Ralf Baechle2005-10-291-16/+17
* Fix wrong comment.Ralf Baechle2005-10-291-1/+1
* Fixup a few lose ends in explicit support for MIPS R1/R2.Ralf Baechle2005-10-291-2/+2
* Don't copy SB1 cache error handler to uncached memory.Ralf Baechle2005-10-291-1/+0
* Fix stale comment in c-sb1.c.Andrew Isaacson2005-10-291-1/+1
* Cleanup the mess in cpu_cache_init.Ralf Baechle2005-10-295-54/+44
* Use R4000 TLB routines for SB1 also.Ralf Baechle2005-10-292-386/+1
* Sync c-tx39.c with c-r4k.c.Atsushi Nemoto2005-10-291-4/+5
* Add/Fix missing bit of R4600 hit cacheop workaround.Thiemo Seufer2005-10-292-1/+2
* Minor code cleanup.Thiemo Seufer2005-10-291-15/+15
* R4600 v2.0 needs a nop before tlbp.Thiemo Seufer2005-10-291-0/+2
* Don't set up a sg dma address if we have no page address for some reason.Thiemo Seufer2005-10-291-38/+8
* More .set push/pop.Thiemo Seufer2005-10-291-2/+2
* Let r4600 PRID detection match only legacy CPUs, cleanups.Thiemo Seufer2005-10-292-7/+10
* Handle mtc0 - tlb write hazard for VR5432.Ralf Baechle2005-10-291-0/+1
* Avoid SMP cacheflushes. This is a minor optimization of startup butRalf Baechle2005-10-294-29/+13
* Philips PNX8550 support: MIPS32-like core with 2 Trimedias on it.Pete Popov2005-10-291-0/+1
* More AP / SP bits for the 34K, the Malta bits and things. Still wantsRalf Baechle2005-10-292-5/+3
* Mark a few variables __read_mostly.Ralf Baechle2005-10-291-1/+7
* MIPS R2 instruction hazard handling.Ralf Baechle2005-10-291-0/+1
* Detect the 34K.Ralf Baechle2005-10-291-0/+1
* Define kmap_atomic_pfn() for MIPS.Ralf Baechle2005-10-291-0/+19
* Date: Fri Jul 8 20:10:17 2005 +0000Ralf Baechle2005-10-291-1/+1
* Rename CONFIG_CPU_MIPS{32,64} to CONFIG_CPU_MIPS{32|64}_R1.Ralf Baechle2005-10-294-6/+6
* Avoid tlbw* hazards for the R4600/R4700/R5000.Maciej W. Rozycki2005-10-291-1/+6
* Inline ioremap() calls for constant addresses that map to KSEG1.Maciej W. Rozycki2005-10-291-12/+3
* Fix the diagnostic dump for the XTLB refill handler.Maciej W. Rozycki2005-10-291-1/+8
* Fix a diagnostic message.Maciej W. Rozycki2005-10-291-1/+1
* Use macros for the RM7k cp0.config bits instead of magic numbers.Maciej W. Rozycki2005-10-291-9/+9
* Optimize R3k TLB Load/Store/Modified handlers, by schedulingMaciej W. Rozycki2005-10-291-40/+30
* Fill R3k load delay slots properly.Maciej W. Rozycki2005-10-291-0/+3
* Only dump instructions actually emitted.Maciej W. Rozycki2005-10-291-7/+7
* Handle _PAGE_DIRTY correctly for CONFIG_64BIT_PHYS_ADDR on 32bit CPUs.Thiemo Seufer2005-10-291-23/+29
* Better interface to run uncached cache setup code.Thiemo Seufer2005-10-292-25/+10
* Arrested for multiple offences of header file inclusion.Ralf Baechle2005-10-291-1/+1
* Fix race conditions for read_c0_entryhi. Remove broken ASID masks inThiemo Seufer2005-10-292-45/+63
* Remove useless casts. Fix formatting.Maciej W. Rozycki2005-10-291-12/+19
* Fix 64bit SMP TLB handler and stack frame handling, optimize 32bit SMPThiemo Seufer2005-10-291-29/+21
* R4300 delay slot.Ralf Baechle2005-10-291-0/+1
* Reformat; cosmetic cleanups.Ralf Baechle2005-10-291-1/+2
* Export shm_align_mask and flush_data_cache_page.Ralf Baechle2005-10-291-0/+2
* Gcc 4.0 fixes.Ralf Baechle2005-10-291-1/+1
* Sparseify MIPS.Ralf Baechle2005-10-293-9/+11
* Base Au1200 2.6 support.Pete Popov2005-10-292-0/+5
* Fix initialization. Unbreak the wait-for-completion loops. Code cleanup.Thiemo Seufer2005-10-291-22/+24
* Switch SiByte drivers back to __raw_*() functions.Maciej W. Rozycki2005-10-291-14/+14
generated by cgit v1.1 at 2024-12-27 02:51:48 +0000