1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
|
/*
* Copyright (c) 2012 Samsung Electronics Co., Ltd.
* http://www.samsung.com
*
* Register interface file for Exynos Rotator driver
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
#include "rotator.h"
void rot_hwset_irq_frame_done(struct rot_dev *rot, u32 enable)
{
unsigned long cfg = readl(rot->regs + ROTATOR_CONFIG);
if (enable)
cfg |= ROTATOR_CONFIG_IRQ_DONE;
else
cfg &= ~ROTATOR_CONFIG_IRQ_DONE;
writel(cfg, rot->regs + ROTATOR_CONFIG);
}
void rot_hwset_irq_illegal_config(struct rot_dev *rot, u32 enable)
{
unsigned long cfg = readl(rot->regs + ROTATOR_CONFIG);
if (enable)
cfg |= ROTATOR_CONFIG_IRQ_ILLEGAL;
else
cfg &= ~ROTATOR_CONFIG_IRQ_ILLEGAL;
writel(cfg, rot->regs + ROTATOR_CONFIG);
}
int rot_hwset_image_format(struct rot_dev *rot, u32 pixelformat)
{
unsigned long cfg = readl(rot->regs + ROTATOR_CONTROL);
cfg &= ~ROTATOR_CONTROL_FMT_MASK;
switch (pixelformat) {
case V4L2_PIX_FMT_YUV420M:
cfg |= ROTATOR_CONTROL_FMT_YCBCR420_3P;
break;
case V4L2_PIX_FMT_NV12M:
cfg |= ROTATOR_CONTROL_FMT_YCBCR420_2P;
break;
case V4L2_PIX_FMT_YUYV:
cfg |= ROTATOR_CONTROL_FMT_YCBCR422;
break;
case V4L2_PIX_FMT_RGB565:
cfg |= ROTATOR_CONTROL_FMT_RGB565;
break;
case V4L2_PIX_FMT_RGB32:
cfg |= ROTATOR_CONTROL_FMT_RGB888;
break;
default:
dev_err(rot->dev, "invalid pixelformat type\n");
return -EINVAL;
}
writel(cfg, rot->regs + ROTATOR_CONTROL);
return 0;
}
void rot_hwset_flip(struct rot_dev *rot, u32 direction)
{
unsigned long cfg = readl(rot->regs + ROTATOR_CONTROL);
cfg &= ~ROTATOR_CONTROL_FLIP_MASK;
if (direction == ROT_VFLIP)
cfg |= ROTATOR_CONTROL_FLIP_V;
else if (direction == ROT_HFLIP)
cfg |= ROTATOR_CONTROL_FLIP_H;
writel(cfg, rot->regs + ROTATOR_CONTROL);
}
void rot_hwset_rotation(struct rot_dev *rot, int degree)
{
unsigned long cfg = readl(rot->regs + ROTATOR_CONTROL);
cfg &= ~ROTATOR_CONTROL_ROT_MASK;
if (degree == 90)
cfg |= ROTATOR_CONTROL_ROT_90;
else if (degree == 180)
cfg |= ROTATOR_CONTROL_ROT_180;
else if (degree == 270)
cfg |= ROTATOR_CONTROL_ROT_270;
writel(cfg, rot->regs + ROTATOR_CONTROL);
}
void rot_hwset_start(struct rot_dev *rot)
{
unsigned long cfg = readl(rot->regs + ROTATOR_CONTROL);
cfg |= ROTATOR_CONTROL_START;
writel(cfg, rot->regs + ROTATOR_CONTROL);
}
void rot_hwset_src_addr(struct rot_dev *rot, dma_addr_t addr, u32 comp)
{
writel(addr, rot->regs + ROTATOR_SRC_IMG_ADDR(comp));
}
void rot_hwset_dst_addr(struct rot_dev *rot, dma_addr_t addr, u32 comp)
{
writel(addr, rot->regs + ROTATOR_DST_IMG_ADDR(comp));
}
void rot_hwset_src_imgsize(struct rot_dev *rot, struct rot_frame *frame)
{
unsigned long cfg;
cfg = ROTATOR_SRCIMG_YSIZE(frame->pix_mp.height) |
ROTATOR_SRCIMG_XSIZE(frame->pix_mp.width);
writel(cfg, rot->regs + ROTATOR_SRCIMG);
cfg = ROTATOR_SRCROT_YSIZE(frame->pix_mp.height) |
ROTATOR_SRCROT_XSIZE(frame->pix_mp.width);
writel(cfg, rot->regs + ROTATOR_SRCROT);
}
void rot_hwset_src_crop(struct rot_dev *rot, struct v4l2_rect *rect)
{
unsigned long cfg;
cfg = ROTATOR_SRC_Y(rect->top) |
ROTATOR_SRC_X(rect->left);
writel(cfg, rot->regs + ROTATOR_SRC);
cfg = ROTATOR_SRCROT_YSIZE(rect->height) |
ROTATOR_SRCROT_XSIZE(rect->width);
writel(cfg, rot->regs + ROTATOR_SRCROT);
}
void rot_hwset_dst_imgsize(struct rot_dev *rot, struct rot_frame *frame)
{
unsigned long cfg;
cfg = ROTATOR_DSTIMG_YSIZE(frame->pix_mp.height) |
ROTATOR_DSTIMG_XSIZE(frame->pix_mp.width);
writel(cfg, rot->regs + ROTATOR_DSTIMG);
}
void rot_hwset_dst_crop(struct rot_dev *rot, struct v4l2_rect *rect)
{
unsigned long cfg;
cfg = ROTATOR_DST_Y(rect->top) |
ROTATOR_DST_X(rect->left);
writel(cfg, rot->regs + ROTATOR_DST);
}
void rot_hwget_irq_src(struct rot_dev *rot, enum rot_irq_src *irq)
{
unsigned long cfg = readl(rot->regs + ROTATOR_STATUS);
cfg = ROTATOR_STATUS_IRQ(cfg);
if (cfg == 1)
*irq = ISR_PEND_DONE;
else if (cfg == 2)
*irq = ISR_PEND_ILLEGAL;
}
void rot_hwset_irq_clear(struct rot_dev *rot, enum rot_irq_src *irq)
{
unsigned long cfg = readl(rot->regs + ROTATOR_STATUS);
cfg |= ROTATOR_STATUS_IRQ_PENDING((u32)irq);
writel(cfg, rot->regs + ROTATOR_STATUS);
}
void rot_hwget_status(struct rot_dev *rot, enum rot_status *state)
{
unsigned long cfg;
cfg = readl(rot->regs + ROTATOR_STATUS);
cfg &= ROTATOR_STATUS_MASK;
switch (cfg) {
case 0:
*state = ROT_IDLE;
break;
case 1:
*state = ROT_RESERVED;
break;
case 2:
*state = ROT_RUNNING;
break;
case 3:
*state = ROT_RUNNING_REMAIN;
break;
};
}
void rot_dump_registers(struct rot_dev *rot)
{
unsigned int tmp, i;
rot_dbg("dump rotator registers\n");
for (i = 0; i <= ROTATOR_DST; i += 0x4) {
tmp = readl(rot->regs + i);
rot_dbg("0x%08x: 0x%08x", i, tmp);
}
}
|
