diff options
| author | Mike Turquette <mturquette@ti.com> | 2011-07-08 19:26:26 -0700 |
|---|---|---|
| committer | Nishanth Menon <nm@ti.com> | 2011-07-10 23:20:27 -0700 |
| commit | 83e4a5c8264f426cf50d305d657ad68f1b9b9bb3 (patch) | |
| tree | 9fa814151fa614fab0f94aa66a8a4f6d3b14bc61 /arch/arm/mach-omap2/clock44xx_data.c | |
| parent | af9070caf38f05e65364d1e7a9829e153464432d (diff) | |
| download | kernel_samsung_tuna-83e4a5c8264f426cf50d305d657ad68f1b9b9bb3.zip kernel_samsung_tuna-83e4a5c8264f426cf50d305d657ad68f1b9b9bb3.tar.gz kernel_samsung_tuna-83e4a5c8264f426cf50d305d657ad68f1b9b9bb3.tar.bz2 | |
OMAP4: Clock: round_rate and recalc functions for DPLL_ABE
OMAP4 DPLL_ABE can enable a 4X multipler on top of the normal MN multipler
and divider. This is achieved by setting CM_CLKMODE_DPLL_ABE.DPLL_REGM4XEN
bit in CKGEN module of CM1. From the OMAP4 TRM:
Fdpll = Fref x 2 x (4 x M/(N+1)) in case REGM4XEN bit field is set (only
applicable to DPLL_ABE).
Add new round_rate() and recalc() functions for OMAP4, that check the
setting of REGM4XEN bit and handle this appropriately. The new functions
are a simple wrapper on top of the existing omap2_dpll_round_rate() and
omap2_dpll_get_rate() functions to handle the REGM4XEN bit.
The REGM4XEN bit is only implemented for the ABE DPLL on OMAP4 and so
only dpll_abe_ck uses omap4_dpll_regm4xen_round_rate() and
omap4_dpll_regm4xen_recalc() functions.
[rnayak@ti.com: resolved failing hunks]
Signed-off-by: Rajendra Nayak <rnayak@ti.com>
Signed-off-by: Mike Turquette <mturquette@ti.com>
Tested-by: Jon Hunter <jon-hunter@ti.com>
Diffstat (limited to 'arch/arm/mach-omap2/clock44xx_data.c')
| -rw-r--r-- | arch/arm/mach-omap2/clock44xx_data.c | 4 |
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm/mach-omap2/clock44xx_data.c b/arch/arm/mach-omap2/clock44xx_data.c index e6f3f0d..c45ae71 100644 --- a/arch/arm/mach-omap2/clock44xx_data.c +++ b/arch/arm/mach-omap2/clock44xx_data.c @@ -274,8 +274,8 @@ static struct clk dpll_abe_ck = { .dpll_data = &dpll_abe_dd, .init = &omap2_init_dpll_parent, .ops = &clkops_omap3_noncore_dpll_ops, - .recalc = &omap3_dpll_recalc, - .round_rate = &omap2_dpll_round_rate, + .recalc = &omap4_dpll_regm4xen_recalc, + .round_rate = &omap4_dpll_regm4xen_round_rate, .set_rate = &omap3_noncore_dpll_set_rate, }; |