diff options
| author | Scott Michel <scottm@aero.org> | 2007-12-05 21:23:16 +0000 |
|---|---|---|
| committer | Scott Michel <scottm@aero.org> | 2007-12-05 21:23:16 +0000 |
| commit | 42aa501491fc94923f5c12725aaede67687801e8 (patch) | |
| tree | 59bdbe20063cc1074672915f845cf8ab8c2f1520 /lib/Target/CellSPU | |
| parent | 5d84afdc836fa28d840449108206e850617a2a15 (diff) | |
| download | external_llvm-42aa501491fc94923f5c12725aaede67687801e8.zip external_llvm-42aa501491fc94923f5c12725aaede67687801e8.tar.gz external_llvm-42aa501491fc94923f5c12725aaede67687801e8.tar.bz2 | |
Minor updates:
- Fix typo in SPUCallingConv.td
- Credit myself for CellSPU work
- Add CellSPU to 'all' host target list
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@44627 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/CellSPU')
| -rw-r--r-- | lib/Target/CellSPU/SPUCallingConv.td | 3 |
1 files changed, 1 insertions, 2 deletions
diff --git a/lib/Target/CellSPU/SPUCallingConv.td b/lib/Target/CellSPU/SPUCallingConv.td index 93a4000..47f8f3c 100644 --- a/lib/Target/CellSPU/SPUCallingConv.td +++ b/lib/Target/CellSPU/SPUCallingConv.td @@ -48,7 +48,6 @@ def CC_SPU : CallingConv<[ // The first 12 Vector arguments are passed in altivec registers. CCIfType<[v16i8, v8i16, v4i32, v4f32], CCAssignToReg<[V2, V3, V4, V5, V6, V7, V8, V9, V10,V11,V12,V13]>> - */ /* // Integer/FP values get stored in stack slots that are 8 bytes in size and // 8-byte aligned if there are no more registers to hold them. @@ -56,6 +55,6 @@ def CC_SPU : CallingConv<[ // Vectors get 16-byte stack slots that are 16-byte aligned. CCIfType<[v16i8, v8i16, v4i32, v2i64, v4f32, v2f64], - CCAssignToStack<16, 16>> + CCAssignToStack<16, 16>>*/ ]>; */ |