aboutsummaryrefslogtreecommitdiffstats
path: root/lib/Target/Mips/MipsInstrInfo.td
diff options
context:
space:
mode:
authorAkira Hatanaka <ahatanaka@mips.com>2013-05-21 17:13:47 +0000
committerAkira Hatanaka <ahatanaka@mips.com>2013-05-21 17:13:47 +0000
commit1d4d32398ddb19520b2a84acae3b7807ad74602b (patch)
tree2171fef203b9498a3c8abb5c745005f7db14fcb8 /lib/Target/Mips/MipsInstrInfo.td
parentb9c26dcb2438266567ce94570bf294d00d10cc87 (diff)
downloadexternal_llvm-1d4d32398ddb19520b2a84acae3b7807ad74602b.zip
external_llvm-1d4d32398ddb19520b2a84acae3b7807ad74602b.tar.gz
external_llvm-1d4d32398ddb19520b2a84acae3b7807ad74602b.tar.bz2
[mips] Add instruction selection patterns for blez and bgez.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@182396 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib/Target/Mips/MipsInstrInfo.td')
-rw-r--r--lib/Target/Mips/MipsInstrInfo.td5
1 files changed, 5 insertions, 0 deletions
diff --git a/lib/Target/Mips/MipsInstrInfo.td b/lib/Target/Mips/MipsInstrInfo.td
index f37a93e..3febc81 100644
--- a/lib/Target/Mips/MipsInstrInfo.td
+++ b/lib/Target/Mips/MipsInstrInfo.td
@@ -1277,6 +1277,11 @@ def : MipsPat<(brcond RC:$cond, bb:$dst),
defm : BrcondPats<CPURegs, BEQ, BNE, SLT, SLTu, SLTi, SLTiu, ZERO>;
+def : MipsPat<(brcond (i32 (setlt i32:$lhs, 1)), bb:$dst),
+ (BLEZ i32:$lhs, bb:$dst)>;
+def : MipsPat<(brcond (i32 (setgt i32:$lhs, -1)), bb:$dst),
+ (BGEZ i32:$lhs, bb:$dst)>;
+
// setcc patterns
multiclass SeteqPats<RegisterClass RC, Instruction SLTiuOp, Instruction XOROp,
Instruction SLTuOp, Register ZEROReg> {