diff options
author | Eli Friedman <eli.friedman@gmail.com> | 2013-09-24 22:50:14 +0000 |
---|---|---|
committer | Eli Friedman <eli.friedman@gmail.com> | 2013-09-24 22:50:14 +0000 |
commit | 85509802eba15c82ff486f512a0b559699dc6999 (patch) | |
tree | dde092dacfbbf1fb2f78cbfd5eab7565d616aa16 /lib | |
parent | 0c5e6c673098f91fa9d90a15efaadfc767325897 (diff) | |
download | external_llvm-85509802eba15c82ff486f512a0b559699dc6999.zip external_llvm-85509802eba15c82ff486f512a0b559699dc6999.tar.gz external_llvm-85509802eba15c82ff486f512a0b559699dc6999.tar.bz2 |
Add missing check to SETCC optimization.
PR17338.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@191337 91177308-0d34-0410-b5e6-96231b3b80d8
Diffstat (limited to 'lib')
-rw-r--r-- | lib/CodeGen/SelectionDAG/TargetLowering.cpp | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/lib/CodeGen/SelectionDAG/TargetLowering.cpp b/lib/CodeGen/SelectionDAG/TargetLowering.cpp index f2199d7..3881b0e 100644 --- a/lib/CodeGen/SelectionDAG/TargetLowering.cpp +++ b/lib/CodeGen/SelectionDAG/TargetLowering.cpp @@ -1185,6 +1185,7 @@ TargetLowering::SimplifySetCC(EVT VT, SDValue N0, SDValue N1, // the test is for equality or unsigned, and all 1 bits of the const are // in the same partial word, see if we can shorten the load. if (DCI.isBeforeLegalize() && + !ISD::isSignedIntSetCC(Cond) && N0.getOpcode() == ISD::AND && C1 == 0 && N0.getNode()->hasOneUse() && isa<LoadSDNode>(N0.getOperand(0)) && |