aboutsummaryrefslogtreecommitdiffstats
path: root/lib/CodeGen/MachineLICM.cpp
Commit message (Expand)AuthorAgeFilesLines
* Split TargetLowering into a CodeGen and a SelectionDAG part.Benjamin Kramer2013-01-111-1/+1
* Change TargetLowering::getRepRegClassFor to take an MVT, instead ofPatrik Hagglund2012-12-131-1/+1
* Revert EVT->MVT changes, r169836-169851, due to buildbot failures.Patrik Hagglund2012-12-111-1/+1
* Change TargetLowering::getRepRegClassFor to take an MVT, instead ofPatrik Hagglund2012-12-111-1/+1
* Use the new script to sort the includes of every file under lib.Chandler Carruth2012-12-031-8/+8
* Add a getName function to MachineFunction. Use it in places that previously d...Craig Topper2012-08-221-1/+1
* Switch all register list clients to the new MC*Iterator interface.Jakob Stoklund Olesen2012-06-011-7/+7
* Add an MF argument to TRI::getPointerRegClass() and TII::getRegClass().Jakob Stoklund Olesen2012-05-071-2/+2
* Tweak MachineLICM heuristics for cheap instructions.Jakob Stoklund Olesen2012-04-111-69/+89
* Only check for PHI uses inside the current loop.Jakob Stoklund Olesen2012-04-111-27/+51
* Post-ra LICM should take care not to hoist an instruction that would clobber aEvan Cheng2012-03-271-4/+28
* Use uint16_t to store register overlaps to reduce static data.Craig Topper2012-03-041-3/+3
* Fix 80-column violation.Chad Rosier2012-02-281-2/+2
* Revert r150288, "Allow Post-RA LICM to hoist reserved register reads."Jakob Stoklund Olesen2012-02-171-11/+0
* Allow Post-RA LICM to hoist reserved register reads.Jakob Stoklund Olesen2012-02-111-0/+11
* Don't read PreRegAlloc before it is initialized.Jakob Stoklund Olesen2012-02-111-6/+6
* Codegen pass definition cleanup. No functionality.Andrew Trick2012-02-081-6/+1
* Move pass configuration out of pass constructors: MachineLICM.Andrew Trick2012-02-081-4/+5
* whitespaceAndrew Trick2012-02-081-11/+11
* Require non-NULL register masks.Jakob Stoklund Olesen2012-02-021-4/+1
* Fix PR11829. PostRA LICM was too aggressive.Jakob Stoklund Olesen2012-01-231-4/+4
* Simplify debug output.Jakob Stoklund Olesen2012-01-231-10/+2
* Support register masks in MachineLICM.Jakob Stoklund Olesen2012-01-201-23/+36
* Extract method for detecting constant unallocatable physregs.Jakob Stoklund Olesen2012-01-161-14/+1
* 80 col violation.Evan Cheng2012-01-101-2/+2
* Hoisted some loop invariant smallvector lookups out of a MachineLICM loopPete Cooper2011-12-221-1/+3
* Changed MachineLICM to use a worklist list MachineCSE instead of recursion.Pete Cooper2011-12-221-44/+125
* Add bundle aware API for querying instruction properties and switch the codeEvan Cheng2011-12-071-4/+4
* First chunk of MachineInstr bundle support.Evan Cheng2011-12-061-2/+3
* Rename MVT::untyped to MVT::Untyped to match similar nomenclature.Owen Anderson2011-11-161-1/+1
* Disable LICM speculation in high register pressure situation again now that D...Evan Cheng2011-10-261-1/+1
* As Evan suggested, loads from constant pool are safe to speculate.Devang Patel2011-10-201-5/+5
* Add a comment.Devang Patel2011-10-201-1/+3
* Constraint register class with constrainRegClass() to CSE a virtual into anot...Evan Cheng2011-10-171-3/+26
* It is safe to speculate load from GOT. This fixes performance regression caus...Devang Patel2011-10-171-1/+17
* Tabs to spaces.Nick Lewycky2011-10-131-2/+2
* Disable machine LICM speculation check (for profitability) until I have time ...Evan Cheng2011-10-121-6/+15
* Expand the check for a landing pad so that it looks at the basic block'sBill Wendling2011-10-121-5/+11
* Fix r141744.Evan Cheng2011-10-121-1/+19
* Refine r141689 with a tri-state variable.Evan Cheng2011-10-111-19/+23
* N.B. This is with the new EH scheme:Bill Wendling2011-10-111-0/+5
* Add dominance check for the instruction being hoisted.Devang Patel2011-10-111-1/+46
* Revert r141569 and r141576.Devang Patel2011-10-101-29/+0
* If loop header is also loop exiting block then it may not be safe to hoist in...Devang Patel2011-10-101-5/+4
* Add dominance check for the instruction being hoisted.Devang Patel2011-10-101-0/+30
* Teach MachineLICM reg pressure tracking code to deal with MVT::untyped. Sorry...Evan Cheng2011-09-011-27/+40
* Sink SubtargetFeature and TargetInstrItineraries (renamed MCInstrItineraries)...Evan Cheng2011-06-291-1/+1
* - Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo andEvan Cheng2011-06-281-3/+3
* More refactoring. Move getRegClass from TargetOperandInfo to TargetInstrInfo.Evan Cheng2011-06-271-1/+1
* Look pass copies when determining whether hoisting would end up inserting mor...Evan Cheng2011-04-111-8/+17
generated by cgit v1.1 at 2024-10-30 11:09:52 +0000